URL
https://opencores.org/ocsvn/product_code_iterative_decoder/product_code_iterative_decoder/trunk
Subversion Repositories product_code_iterative_decoder
[/] [product_code_iterative_decoder/] [trunk/] [xilinx/] [xilinx.vhdl] - Rev 18
Compare with Previous | Blame | View Log
-- ------------------------------------------------------------------------ -- Copyright (C) 2005 Arif Endro Nugroho -- All rights reserved. -- -- Redistribution and use in source and binary forms, with or without -- modification, are permitted provided that the following conditions -- are met: -- -- 1. Redistributions of source code must retain the above copyright -- notice, this list of conditions and the following disclaimer. -- 2. Redistributions in binary form must reproduce the above copyright -- notice, this list of conditions and the following disclaimer in the -- documentation and/or other materials provided with the distribution. -- -- THIS SOFTWARE IS PROVIDED BY ARIF ENDRO NUGROHO "AS IS" AND ANY EXPRESS -- OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -- WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -- DISCLAIMED. IN NO EVENT SHALL ARIF ENDRO NUGROHO BE LIABLE FOR ANY -- DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL -- DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS -- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) -- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, -- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN -- ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE -- POSSIBILITY OF SUCH DAMAGE. -- -- End Of License. -- ------------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity xilinx is port ( clock : in bit; clear : in bit; start : out bit; rom_pos : out integer; y0d : out bit; y1d : out bit; y2d : out bit; y3d : out bit; senddata : out bit_vector (3 downto 0); match : out bit_vector (3 downto 0); bit_error : out integer ); end xilinx; architecture structural of xilinx is component product_code port ( clock : in bit; start : in bit; rxin : in bit_vector (07 downto 00); y0d : out bit; y1d : out bit; y2d : out bit; y3d : out bit ); end component; component input port ( clock : in bit; clear : in bit; start : out bit; rom_pos : out integer; rxin : out bit_vector (07 downto 00) ); end component; component reference port ( clear : in bit; start : in bit; y0 : in bit; y1 : in bit; y2 : in bit; y3 : in bit; senddata : out bit_vector (3 downto 0); match : out bit_vector (3 downto 0) ); end component; component analyze port ( clear : in bit; start : in bit; match : in bit_vector (3 downto 0); col_0 : out integer; col_1 : out integer; col_2 : out integer; col_3 : out integer; result : out integer ); end component; signal str : bit; signal y0 : bit; signal y1 : bit; signal y2 : bit; signal y3 : bit; signal rxin : bit_vector (07 downto 00); signal mtch : bit_vector (03 downto 00); signal col_0 : integer; signal col_1 : integer; signal col_2 : integer; signal col_3 : integer; begin start <= str; match <= mtch; y0d <= y0; y1d <= y1; y2d <= y2; y3d <= y3; my_product_code : product_code port map ( clock => clock, start => str, rxin => rxin, y0d => y0, y1d => y1, y2d => y2, y3d => y3 ); my_input : input port map ( clock => clock, clear => clear, start => str, rom_pos => rom_pos, rxin => rxin ); my_senddata: reference port map ( clear => clear, start => str, y0 => y0, y1 => y1, y2 => y2, y3 => y3, senddata=> senddata, match => mtch ); my_analyzer: analyze port map ( clear => clear, start => str, match => mtch, col_0 => col_0, col_1 => col_1, col_2 => col_2, col_3 => col_3, result => bit_error ); end structural;