OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [PCIe/] [src/] [RIFFA/] [axis_to_riffa_tx.sv] - Rev 42

Compare with Previous | Blame | View Log

//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////


module
  axis_to_riffa_tx
  #(
    N // RIFFA data bus width in bytes
  )
  (
    axis_if       axis_in,
    riffa_chnl_if chnl_bus,
    input [31:0]  tx_len,
    input [30:0]  tx_off,
    input         tx_ready,
    input         tx_last,
    input         clk,
    input         reset
  );

  // --------------------------------------------------------------------
  //
  localparam RW = (N/4); // width of the RIFFA bus in 32 bit words


  // --------------------------------------------------------------------
  //
  wire acked;
  wire [30:0] tx_index;
  // wire tx_done = (tx_index >= tx_len - RW) & tx_ready;
  wire tx_done = (tx_index >= tx_len - RW);

  riffa_chn_tx #(.N(N))
    riffa_chn_tx_i(.*);


  // --------------------------------------------------------------------
  //
  assign axis_in.tready         = chnl_bus.tx_data_ren & acked;
  assign chnl_bus.tx_clk        = clk;
  assign chnl_bus.tx_reset      = reset;
  assign chnl_bus.tx_last       = tx_last;
  assign chnl_bus.tx_len        = tx_len;
  assign chnl_bus.tx_off        = tx_off;
  assign chnl_bus.tx_data_valid = axis_in.tvalid & acked;
  assign chnl_bus.tx_data       = axis_in.tdata;


// --------------------------------------------------------------------
//
endmodule




Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.