OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_lib/] [sim/] [src/] [axi4_models/] [tb_axi4_multi_port_memory.sv] - Rev 31

Compare with Previous | Blame | View Log

//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////

module
  tb_axi4_multi_port_memory
  #(
    A     = 32, // address bus width
    N     = 8,  // data bus width in bytes
    I     = 1,   // ID width
    PORTS,
    MAXWAITS = 256,
    type WORD_T = byte
  )
  (
    axi4_if     axi4_s[PORTS],

    input       aclk,
    input       aresetn
  );

  // --------------------------------------------------------------------
  //
  import axis_bfm_pkg::*;
  import axi4_memory_pkg::*;
  import axi4_arbiter_pkg::*;


  // --------------------------------------------------------------------
  //
  axi4_if #(.A(A), .N(N), .I(I)) axi4_bus(.*);


  // --------------------------------------------------------------------
  //
  axi4_arbiter_class #(A, N, I) arb_h;
  axi4_memory_class #(A, N, I, WORD_T) m_h;

  initial
  begin
    arb_h = new(axi4_s, axi4_bus);
    m_h = new(axi4_bus);
  end


  // --------------------------------------------------------------------
  //
  axi4_checker #(.A(A), .N(N), .MAXWAITS(MAXWAITS))
    axi4_bus_checker(.axi4_in(axi4_bus));


  // --------------------------------------------------------------------
  //
  generate
    begin: axi4_s_cherkers
      for(genvar j = 0; j < PORTS; j++)
        axi4_checker #(.A(A), .N(N), .MAXWAITS(MAXWAITS))
          axi4_checker_i(.axi4_in(axi4_s[j]));
    end
  endgenerate


// --------------------------------------------------------------------
//
endmodule

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.