OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [common/] [coreservices/] [icpuarm.h] - Rev 5

Compare with Previous | Blame | View Log

/*
 *  Copyright 2018 Sergey Khabarov, sergeykhbr@gmail.com
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing, software
 *  distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions and
 *  limitations under the License.
 */
 
#ifndef __DEBUGGER_SRC_COMMON_CORESERVICES_ICPUARM_H__
#define __DEBUGGER_SRC_COMMON_CORESERVICES_ICPUARM_H__
 
#include "iface.h"
#include <inttypes.h>
 
namespace debugger {
 
static const char *const IFACE_CPU_ARM = "ICpuArm";
 
/** Signal types */
//static const int CPU_SIGNAL_RESET   = 0;
//static const int CPU_SIGNAL_EXT_IRQ = 1;
 
enum EInstructionModes {
    ARM_mode,
    THUMB_mode,
    Jazelle_mode,
    InstrModes_Total = 4
};
 
enum ECoreModes {
    User_mode = 0x10,
    FIQ_mode = 0x11,
    IRQ_mode = 0x12,
    Supervisor_mode = 0x13,
    Abort_mode = 0x17,
    Undefined_mode = 0x1B,
    System_mode = 0x1F,
    CoreModes_Total = 32
};
 
class ICpuArm : public IFace {
 public:
    ICpuArm() : IFace(IFACE_CPU_ARM) {}
 
    virtual void setInstrMode(EInstructionModes mode) {}
    virtual EInstructionModes getInstrMode() { return ARM_mode; }
 
    /** Zero flag */
    virtual uint32_t getZ() = 0;
    virtual void setZ(uint32_t z) = 0;
 
    /** Unsigned higer or same (carry flag) */
    virtual uint32_t getC() = 0;
    virtual void setC(uint32_t c) = 0;
 
    /** Negative flag */
    virtual uint32_t getN() = 0;
    virtual void setN(uint32_t n) = 0;
 
    /** Overflow flag */
    virtual uint32_t getV() = 0;
    virtual void setV(uint32_t v) = 0;
};
 
}  // namespace debugger
 
#endif  // __DEBUGGER_SRC_COMMON_CORESERVICES_ICPUARM_H__
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.