OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [socsim_plugin/] [iboardsim.h] - Rev 4

Compare with Previous | Blame | View Log

/**
 * @file
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
 * @brief      Simulator of the FPGA board with Ethernet UDP/EDCL interface.
 */
 
#ifndef __DEBUGGER_IBOARD_SIM_H__
#define __DEBUGGER_IBOARD_SIM_H__
 
#include "iface.h"
#include "attribute.h"
 
namespace debugger {
 
static const char *const IFACE_BOARDSIM = "IBoardSim";
 
class IBoardSim : public IFace {
public:
    IBoardSim() : IFace(IFACE_BOARDSIM) {}
 
    virtual const char *getBrief() { 
        return "FPGA development board simulator interface";
    }
 
    virtual const char *getDetail() {
        return "This interface declares functionality of the emulator of the "
               "real hardware. Such emulator allows to develop network "
               "interfaces (UDP/EDCL) without connection to the FPGA that "
               "significantly simplify debugging.";
    }
 
    virtual void getInfo(AttributeType *attr) =0;
};
 
}  // namespace debugger
 
#endif  // __DEBUGGER_IBOARD_SIM_H__
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.