OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [bootarm/] [makefiles/] [test.ld] - Rev 5

Compare with Previous | Blame | View Log

OUTPUT_ARCH( "arm" )

/*----------------------------------------------------------------------*/
/* Sections                                                             */
/*----------------------------------------------------------------------*/

SECTIONS
{

  /* text: test code section */
  . = 0x0000;
  .text : 
  {
    ../linuxbuild/obj/crt.o(.text)
  }

  /* data segment */
  .data : { *(.data) }


  /* bss segment */
  __bss_start__ = .;
  .bss : { *(.bss) }
  __bss_end__ = .;

    __exidx_start = .;
    .ARM.exidx   : { *(.ARM.exidx* .gnu.linkonce.armexidx.*) }
    __exidx_end = .;

  /* End of uninitalized data segement */
  _end = .;
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.