OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [dhrystone21/] [src/] [uart.h] - Rev 5

Compare with Previous | Blame | View Log

#ifndef __UART_H__
#define __UART_H__
 
#include <stdarg.h>
 
#ifdef __cplusplus
extern "C" {
#endif
 
void uart_init();
int printf_uart(const char *_format, ... );
 
#ifdef __cplusplus
}
#endif
 
#endif
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.