OpenCores

URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [rtl/] [.gitignore] - Rev 5

Compare with Previous | Blame | View Log

*.bak
*.dump
*.err
*.lst
gnsslib/*
!gnsslib/types_gnss
!gnsslib/sync
!gnsslib/rf3b
!gnsslib/gnssengine_stub
patches/
work/tb/*
!work/tb/riscv_soc_tb.vhd
!work/tb/uart_sim.vhd
!work/tb/ethphy_sim.vhd
!work/tb/jtag_sim.vhd

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.