OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [rtl/] [prj/] [ml605/] [_postsim.prj] - Rev 5

Compare with Previous | Blame | View Log

vhdl commonlib "..\..\commonlib\types_common.vhd"
vhdl commonlib "..\..\commonlib\types_util.vhd"
vhdl techmap "..\..\techmap\gencomp\gencomp.vhd"
vhdl ambalib "..\..\ambalib\types_amba4.vhd"
vhdl rocketlib "..\..\rocketlib\eth\greth_pkg.vhd"
vhdl rocketlib "..\..\rocketlib\types_rocket.vhd"
vhdl work "netgen\synthesis\rocket_soc_synthesis.vhd"
vhdl work "..\..\work\tb\rocket_soc_tb.vhd"

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.