OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [neg.cpp] - Rev 2

Compare with Previous | Blame | View Log

// Copyright Jamie Iles, 2017
//
// This file is part of s80x86.
//
// s80x86 is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// s80x86 is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
 
// neg byte r/m
void EmulatorPimpl::negf6()
{
    auto v = read_data<uint8_t>();
    uint16_t flags;
    uint8_t result;
    std::tie(flags, result) = do_sub<uint8_t>(0, v);
 
    flags &= ~CF;
    if (v != 0)
        flags |= CF;
 
    write_data<uint8_t>(result);
    registers->set_flags(flags, OF | SF | ZF | CF | PF | AF);
}
 
// neg word r/m
void EmulatorPimpl::negf7()
{
    auto v = read_data<uint16_t>();
    uint16_t flags;
    uint16_t result;
    std::tie(flags, result) = do_sub<uint16_t>(0, v);
 
    flags &= ~CF;
    if (v != 0)
        flags |= CF;
 
    write_data<uint16_t>(result);
    registers->set_flags(flags, OF | SF | ZF | CF | PF | AF);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.