OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [fr30/] [extuh.cgs] - Rev 26

Compare with Previous | Blame | View Log

# fr30 testcase for extuh $Ri
# mach(): fr30

        .include "testutils.inc"

        START

        .text
        .global extuh
extuh:
        ; Test extuh $Ri
        mvi_h_gr        0,r7
        set_cc          0x0f            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 1 1
        test_h_gr       0,r7

        mvi_h_gr        0x7f,r7
        set_cc          0x0e            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 1 0
        test_h_gr       0x7f,r7

        mvi_h_gr        0x80,r7
        set_cc          0x0d            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 0 1
        test_h_gr       0x80,r7

        mvi_h_gr        0x7fff,r7
        set_cc          0x0e            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 1 0
        test_h_gr       0x7fff,r7

        mvi_h_gr        0x8000,r7
        set_cc          0x0d            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 0 1
        test_h_gr       0x8000,r7

        mvi_h_gr        0xffff7fff,r7
        set_cc          0x0c            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 1 0 0
        test_h_gr       0x7fff,r7

        mvi_h_gr        0xffff8000,r7
        set_cc          0x0b            ; Condition codes are irrelevent
        extuh           r7
        test_cc         1 0 1 1
        test_h_gr       0x8000,r7

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.