OpenCores
URL https://opencores.org/ocsvn/soc_maker/soc_maker/trunk

Subversion Repositories soc_maker

[/] [soc_maker/] [trunk/] [spec/] [test_soc_lib/] [cores/] [core_A_rel1/] [00_core_a.yaml] - Rev 10

Compare with Previous | Blame | View Log

SOCM_CORE
name: Core A
description: A test IP-core, which has no functionallity
id: core_A,rel1
date: 1.1.2014
license: LGPL
licensefile: 
author: Christian Hättich
authormail: feddischson@opencores.org
repocmd: 
toplevel: core_a
interfaces:
  :ifc01: SOCM_IFC
    name: core_AB_ifc
    dir: 0
    id: core_AB_ifc,1
    ports:
      :sig_con1a: SOCM_PORT
         defn: sig_a
         len:  param1
      :sig_con1b: SOCM_PORT
         defn: sig_b
         len:  param2
      :sig_con1c: SOCM_PORT
         defn: sig_c
         len:  1
  :ifc02: SOCM_IFC
    name: core_AB_ifc
    dir: 1
    id: core_AB_ifc,1
    ports:
      :sig_con1ax: SOCM_PORT
         defn: sig_a
         len:  param1
      :sig_con1bx: SOCM_PORT
         defn: sig_b
         len:  param2
      :sig_con1cx: SOCM_PORT
         defn: sig_c
         len:  1


hdlfiles:
   :core_a.vhd: SOCM_HDL_FILE
      use_syn: true
      use_sys_sim: true
      use_mod_sim: true
      type: vhdl
      path: ./core_a.vhd

inst_parameters:
  :param1: SOCM_PARAM
    type: integer
    default: 8
    min: 0
    max: 10
    visible: true
    editable: true
    description: More setup
  :param2: SOCM_PARAM
    type: integer
    default: 0
    min: 0
    max: 4
    visible: true
    editable: true
    description: More setup
  :param3: SOCM_PARAM
    type: integer
    default: 0
    min: 0
    max: 4
    visible: true
    editable: true
    description: More setup

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.