OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [doc/] [sym/] [disp_io_jtag.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  4400 3100 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 3250   5 10 1 1 0 0 1 1
device=disp_io_jtag
T 400 3450 5 10 1 1 0 0 1 1
refdes=U?
T 400 3600    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 3600    0 10 0 1 0 0 1 1
library=logic
T 400 3600    0 10 0 1 0 0 1 1
component=disp_io
T 400 3600    0 10 0 1 0 0 1 1
version=jtag
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=sw_pad_in[7:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=btn_pad_in[3:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=PosL[7:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=PosD[15:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=jtag_update_dr_clk
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=jtag_test_logic_reset
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=jtag_tdi
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=jtag_shiftcapture_dr_clk
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=jtag_shift_dr
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=jtag_select
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=jtag_capture_dr
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=enable
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 300 2800 0 2800 4 0 1  
{
T 400 2800 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 2800 5 10 0 1 0 1 1 1 
pinseq=14
}
P 4700 200 5000 200 10 1 1
{
T 4600 200 5  10 1 1 0 7 1 1 
pinnumber=seg_pad_out[6:0]
T 4600 200 5  10 0 1 0 7 1 1 
pinseq=15
}
P 4700 400 5000 400 10 1 1
{
T 4600 400 5  10 1 1 0 7 1 1 
pinnumber=led_pad_out[7:0]
T 4600 400 5  10 0 1 0 7 1 1 
pinseq=16
}
P 4700 600 5000 600 10 1 1
{
T 4600 600 5  10 1 1 0 7 1 1 
pinnumber=an_pad_out[3:0]
T 4600 600 5  10 0 1 0 7 1 1 
pinseq=17
}
P 4700 800 5000 800 10 1 1
{
T 4600 800 5  10 1 1 0 7 1 1 
pinnumber=PosS[7:0]
T 4600 800 5  10 0 1 0 7 1 1 
pinseq=18
}
P 4700 1000 5000 1000 10 1 1
{
T 4600 1000 5  10 1 1 0 7 1 1 
pinnumber=PosB[3:0]
T 4600 1000 5  10 0 1 0 7 1 1 
pinseq=19
}
P 4700 1200 5000 1200 4 0 1
{
T 4600 1200 5  10 1 1 0 7 1 1
pinnumber=jtag_tdo
T 4700 1200 5  10 0 1 0 7 1 1
pinseq=20
}
P 4700 1400 5000 1400 4 0 1
{
T 4600 1400 5  10 1 1 0 7 1 1
pinnumber=dp_pad_out
T 4700 1400 5  10 0 1 0 7 1 1
pinseq=21
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.