OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_memory/] [sim/] [testbenches/] [xml/] [wb_memory_def_duth.design.xml] - Rev 135

Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<!--           
//                                                                                                    //
// Generated File Do Not EDIT                                                                         //
//                                                                                                    //
// ./tools/verilog/gen_tb -vendor opencores.org -library wishbone  -component wb_memory  -version def //
//                                                                                                    //
-->           
<ipxact:design
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
<ipxact:vendor>opencores.org</ipxact:vendor>
<ipxact:library>wishbone</ipxact:library>
<ipxact:name>wb_memory</ipxact:name>
<ipxact:version>def_duth.design</ipxact:version>
<ipxact:adHocConnections>

<ipxact:adHocConnection>
<ipxact:name>ack_o</ipxact:name>
<ipxact:externalPortReference portRef="ack_o" />
<ipxact:internalPortReference componentRef="dut" portRef="ack_o" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>adr_i</ipxact:name>
<ipxact:externalPortReference portRef="adr_i" left="wb_addr_width-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="adr_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>clk_i</ipxact:name>
<ipxact:externalPortReference portRef="clk_i" />
<ipxact:internalPortReference componentRef="dut" portRef="clk_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>cyc_i</ipxact:name>
<ipxact:externalPortReference portRef="cyc_i" />
<ipxact:internalPortReference componentRef="dut" portRef="cyc_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>dat_i</ipxact:name>
<ipxact:externalPortReference portRef="dat_i" left="wb_data_width-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="dat_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>dat_o</ipxact:name>
<ipxact:externalPortReference portRef="dat_o" left="wb_data_width-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="dat_o" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>rst_i</ipxact:name>
<ipxact:externalPortReference portRef="rst_i" />
<ipxact:internalPortReference componentRef="dut" portRef="rst_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>sel_i</ipxact:name>
<ipxact:externalPortReference portRef="sel_i" left="wb_byte_lanes-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="sel_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>stb_i</ipxact:name>
<ipxact:externalPortReference portRef="stb_i" />
<ipxact:internalPortReference componentRef="dut" portRef="stb_i" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>we_i</ipxact:name>
<ipxact:externalPortReference portRef="we_i" />
<ipxact:internalPortReference componentRef="dut" portRef="we_i" />
</ipxact:adHocConnection>


</ipxact:adHocConnections>
<ipxact:componentInstances>

<ipxact:componentInstance>
<ipxact:instanceName>dut</ipxact:instanceName>
<ipxact:componentRef vendor="opencores.org" library="wishbone" name="wb_memory" version="def" />
<ipxact:configurableElementValues>
 <ipxact:configurableElementValue referenceId="SRAM_MEM_0_FILE">SRAM_MEM_0_FILE</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="SRAM_MEM_1_FILE">SRAM_MEM_1_FILE</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="SRAM_MEM_2_FILE">SRAM_MEM_2_FILE</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="SRAM_MEM_3_FILE">SRAM_MEM_3_FILE</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="adr_width">adr_width</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="dat_width">dat_width</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="mem_size">mem_size</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="wb_addr_width">wb_addr_width</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="wb_byte_lanes">wb_byte_lanes</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="wb_data_width">wb_data_width</ipxact:configurableElementValue>
</ipxact:configurableElementValues>
</ipxact:componentInstance>
</ipxact:componentInstances>
</ipxact:design>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.