OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [fifo/] [sim/] [testbenches/] [xml/] [fifo_def_duth.design.xml] - Rev 135

Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<!--           
//                                                                                                    //
// Generated File Do Not EDIT                                                                         //
//                                                                                                    //
// ./tools/verilog/gen_tb -vendor opencores.org -library cde  -component fifo  -version def //
//                                                                                                    //
-->           
<ipxact:design
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
<ipxact:vendor>opencores.org</ipxact:vendor>
<ipxact:library>cde</ipxact:library>
<ipxact:name>fifo</ipxact:name>
<ipxact:version>def_duth.design</ipxact:version>
<ipxact:adHocConnections>

<ipxact:adHocConnection>
<ipxact:name>clk</ipxact:name>
<ipxact:externalPortReference portRef="clk" />
<ipxact:internalPortReference componentRef="dut" portRef="clk" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>din</ipxact:name>
<ipxact:externalPortReference portRef="din" left="WIDTH-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="din" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>dout</ipxact:name>
<ipxact:externalPortReference portRef="dout" left="WIDTH-1" right="0" />
<ipxact:internalPortReference componentRef="dut" portRef="dout" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>empty</ipxact:name>
<ipxact:externalPortReference portRef="empty" />
<ipxact:internalPortReference componentRef="dut" portRef="empty" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>full</ipxact:name>
<ipxact:externalPortReference portRef="full" />
<ipxact:internalPortReference componentRef="dut" portRef="full" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>over_run</ipxact:name>
<ipxact:externalPortReference portRef="over_run" />
<ipxact:internalPortReference componentRef="dut" portRef="over_run" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>pop</ipxact:name>
<ipxact:externalPortReference portRef="pop" />
<ipxact:internalPortReference componentRef="dut" portRef="pop" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>push</ipxact:name>
<ipxact:externalPortReference portRef="push" />
<ipxact:internalPortReference componentRef="dut" portRef="push" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>reset</ipxact:name>
<ipxact:externalPortReference portRef="reset" />
<ipxact:internalPortReference componentRef="dut" portRef="reset" />
</ipxact:adHocConnection>

<ipxact:adHocConnection>
<ipxact:name>under_run</ipxact:name>
<ipxact:externalPortReference portRef="under_run" />
<ipxact:internalPortReference componentRef="dut" portRef="under_run" />
</ipxact:adHocConnection>


</ipxact:adHocConnections>
<ipxact:componentInstances>

<ipxact:componentInstance>
<ipxact:instanceName>dut</ipxact:instanceName>
<ipxact:componentRef vendor="opencores.org" library="cde" name="fifo" version="def" />
<ipxact:configurableElementValues>
 <ipxact:configurableElementValue referenceId="SIZE">SIZE</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="WIDTH">WIDTH</ipxact:configurableElementValue>
 <ipxact:configurableElementValue referenceId="WORDS">WORDS</ipxact:configurableElementValue>
</ipxact:configurableElementValues>
</ipxact:componentInstance>
</ipxact:componentInstances>
</ipxact:design>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.