OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [doc/] [sch/] [cde_jtag_classic_sync.sch] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
C 2100 300 1 0 0 in_port.sym  
{
T 2100 300 5 10 1 1 0 6 1 1 
refdes=update_dr_clk
}
C 2100 700 1 0 0 in_port.sym  
{
T 2100 700 5 10 1 1 0 6 1 1 
refdes=test_logic_reset
}
C 2100 1100 1 0 0 in_port.sym  
{
T 2100 1100 5 10 1 1 0 6 1 1 
refdes=tdi
}
C 2100 1500 1 0 0 in_port.sym  
{
T 2100 1500 5 10 1 1 0 6 1 1 
refdes=syn_tdo_i
}
C 2100 1900 1 0 0 in_port.sym  
{
T 2100 1900 5 10 1 1 0 6 1 1 
refdes=shiftcapture_dr_clk
}
C 2100 2300 1 0 0 in_port.sym  
{
T 2100 2300 5 10 1 1 0 6 1 1 
refdes=shift_dr
}
C 2100 2700 1 0 0 in_port.sym  
{
T 2100 2700 5 10 1 1 0 6 1 1 
refdes=select
}
C 2100 3100 1 0 0 in_port.sym  
{
T 2100 3100 5 10 1 1 0 6 1 1 
refdes=clk
}
C 2100 3500 1 0 0 in_port.sym  
{
T 2100 3500 5 10 1 1 0 6 1 1 
refdes=capture_dr
}
C 4800 300  1 0 0 out_port.sym
{
T 5800 300 5  10 1 1 0 0 1 1
refdes=tdo
}
C 4800 700  1 0 0 out_port.sym
{
T 5800 700 5  10 1 1 0 0 1 1
refdes=syn_update_dr
}
C 4800 1100  1 0 0 out_port.sym
{
T 5800 1100 5  10 1 1 0 0 1 1
refdes=syn_tdi_o
}
C 4800 1500  1 0 0 out_port.sym
{
T 5800 1500 5  10 1 1 0 0 1 1
refdes=syn_shift_dr
}
C 4800 1900  1 0 0 out_port.sym
{
T 5800 1900 5  10 1 1 0 0 1 1
refdes=syn_select
}
C 4800 2300  1 0 0 out_port.sym
{
T 5800 2300 5  10 1 1 0 0 1 1
refdes=syn_reset
}
C 4800 2700  1 0 0 out_port.sym
{
T 5800 2700 5  10 1 1 0 0 1 1
refdes=syn_clk
}
C 4800 3100  1 0 0 out_port.sym
{
T 5800 3100 5  10 1 1 0 0 1 1
refdes=syn_capture_dr
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.