OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [doc/] [sym/] [cde_jtag_classic_sync.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  3700 2100 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 2250   5 10 1 1 0 0 1 1
device=cde_jtag_classic_sync
T 400 2450 5 10 1 1 0 0 1 1
refdes=U?
T 400 2600    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 2600    0 10 0 1 0 0 1 1
library=cde
T 400 2600    0 10 0 1 0 0 1 1
component=jtag
T 400 2600    0 10 0 1 0 0 1 1
version=classic_sync
P 300 200 0 200 4 0 1  
{
T 400 200 5 10 1 1 0 1 1 1 
pinnumber=update_dr_clk
T 400 200 5 10 0 1 0 1 1 1 
pinseq=1
}
P 300 400 0 400 4 0 1  
{
T 400 400 5 10 1 1 0 1 1 1 
pinnumber=test_logic_reset
T 400 400 5 10 0 1 0 1 1 1 
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=tdi
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 300 800 0 800 4 0 1  
{
T 400 800 5 10 1 1 0 1 1 1 
pinnumber=syn_tdo_i
T 400 800 5 10 0 1 0 1 1 1 
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=shiftcapture_dr_clk
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=shift_dr
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=select
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=capture_dr
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 4000 200 4300 200 4 0 1
{
T 3900 200 5  10 1 1 0 7 1 1
pinnumber=tdo
T 4000 200 5  10 0 1 0 7 1 1
pinseq=10
}
P 4000 400 4300 400 4 0 1
{
T 3900 400 5  10 1 1 0 7 1 1
pinnumber=syn_update_dr
T 4000 400 5  10 0 1 0 7 1 1
pinseq=11
}
P 4000 600 4300 600 4 0 1
{
T 3900 600 5  10 1 1 0 7 1 1
pinnumber=syn_tdi_o
T 4000 600 5  10 0 1 0 7 1 1
pinseq=12
}
P 4000 800 4300 800 4 0 1
{
T 3900 800 5  10 1 1 0 7 1 1
pinnumber=syn_shift_dr
T 4000 800 5  10 0 1 0 7 1 1
pinseq=13
}
P 4000 1000 4300 1000 4 0 1
{
T 3900 1000 5  10 1 1 0 7 1 1
pinnumber=syn_select
T 4000 1000 5  10 0 1 0 7 1 1
pinseq=14
}
P 4000 1200 4300 1200 4 0 1
{
T 3900 1200 5  10 1 1 0 7 1 1
pinnumber=syn_reset
T 4000 1200 5  10 0 1 0 7 1 1
pinseq=15
}
P 4000 1400 4300 1400 4 0 1
{
T 3900 1400 5  10 1 1 0 7 1 1
pinnumber=syn_clk
T 4000 1400 5  10 0 1 0 7 1 1
pinseq=16
}
P 4000 1600 4300 1600 4 0 1
{
T 3900 1600 5  10 1 1 0 7 1 1
pinnumber=syn_capture_dr
T 4000 1600 5  10 0 1 0 7 1 1
pinseq=17
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.