URL
https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk
Subversion Repositories sparc64soc
[/] [sparc64soc/] [trunk/] [T1-common/] [srams/] [bw_r_rf16x160.v] - Rev 2
Compare with Previous | Blame | View Log
// ========== Copyright Header Begin ========================================== // // OpenSPARC T1 Processor File: bw_r_rf16x160.v // Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved. // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES. // // The above named program is free software; you can redistribute it and/or // modify it under the terms of the GNU General Public // License version 2 as published by the Free Software Foundation. // // The above named program is distributed in the hope that it will be // useful, but WITHOUT ANY WARRANTY; without even the implied warranty of // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU // General Public License for more details. // // You should have received a copy of the GNU General Public // License along with this work; if not, write to the Free Software // Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA. // // ========== Copyright Header End ============================================ //////////////////////////////////////////////////////////////////////// // 16 X 160 R1 W1 RF macro // REad/Write ports can be accessed in PH1 only. //////////////////////////////////////////////////////////////////////// //FPGA_SYN enables all FPGA related modifications `ifdef FPGA_SYN `define FPGA_SYN_16x160 `endif module bw_r_rf16x160(/*AUTOARG*/ // Outputs dout, so_w, so_r, // Inputs din, rd_adr, wr_adr, read_en, wr_en, rst_tri_en, word_wen, byte_wen, rd_clk, wr_clk, se, si_r, si_w, reset_l, sehold ); input [159:0] din; // data input input [3:0] rd_adr; // read addr input [3:0] wr_adr; // write addr input read_en; input wr_en; // used in conjunction with // word_wen and byte_wen input rst_tri_en ; // gates off writes during SCAN. input [3:0] word_wen; // word enables ( if you don't use these // tie them to Vdd ) input [19:0] byte_wen; // byte enables ( if you don't use these // tie them to Vdd ) input rd_clk; input wr_clk; input se, si_r, si_w ; input reset_l; input sehold; // hold scan in data. output [159:0] dout; output so_w; output so_r; // local signals reg [159:0] wrdata_d1; reg [3:0] rdptr_d1, wrptr_d1; reg ren_d1; reg wr_en_d1; `ifdef DEFINE_0IN wire so; `else wire so; `ifdef FPGA_SYN_16x160 `else reg [159:0] dout; // memory array reg [159:0] inq_ary [15:0]; `endif `endif // internal variable integer i, j; reg [159:0] temp, data_in, tmp_dout; reg [3:0] word_wen_d1; reg [3:0] word_wen_d2; reg [19:0] byte_wen_d1; reg rst_tri_en_d1; //------- always @ (posedge wr_clk) begin wrdata_d1[159:0] <= (sehold) ? wrdata_d1[159:0] : din[159:0]; wr_en_d1 <= (sehold) ? wr_en_d1 : wr_en; word_wen_d1[3:0] <= (sehold) ? word_wen_d1[3:0] : word_wen[3:0]; word_wen_d2[3:0] <= (sehold) ? word_wen_d2[3:0] : (word_wen[3:0] & {4{wr_en & ~rst_tri_en}}); byte_wen_d1[19:0] <= (sehold) ? byte_wen_d1[19:0] : byte_wen[19:0]; wrptr_d1[3:0] <= (sehold) ? wrptr_d1[3:0] : wr_adr[3:0]; rst_tri_en_d1 <= rst_tri_en ; // not a real flop. ONly used as a trigger. end //------- `ifdef DEFINE_0IN wire [159:0] bit_en_d1; assign bit_en_d1[0] = word_wen_d1[0] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[1] = word_wen_d1[1] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[2] = word_wen_d1[2] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[3] = word_wen_d1[3] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[4] = word_wen_d1[0] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[5] = word_wen_d1[1] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[6] = word_wen_d1[2] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[7] = word_wen_d1[3] & byte_wen_d1[0] & ~rst_tri_en; assign bit_en_d1[8] = word_wen_d1[0] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[9] = word_wen_d1[1] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[10] = word_wen_d1[2] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[11] = word_wen_d1[3] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[12] = word_wen_d1[0] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[13] = word_wen_d1[1] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[14] = word_wen_d1[2] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[15] = word_wen_d1[3] & byte_wen_d1[1] & ~rst_tri_en; assign bit_en_d1[16] = word_wen_d1[0] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[17] = word_wen_d1[1] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[18] = word_wen_d1[2] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[19] = word_wen_d1[3] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[20] = word_wen_d1[0] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[21] = word_wen_d1[1] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[22] = word_wen_d1[2] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[23] = word_wen_d1[3] & byte_wen_d1[2] & ~rst_tri_en; assign bit_en_d1[24] = word_wen_d1[0] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[25] = word_wen_d1[1] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[26] = word_wen_d1[2] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[27] = word_wen_d1[3] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[28] = word_wen_d1[0] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[29] = word_wen_d1[1] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[30] = word_wen_d1[2] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[31] = word_wen_d1[3] & byte_wen_d1[3] & ~rst_tri_en; assign bit_en_d1[32] = word_wen_d1[0] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[33] = word_wen_d1[1] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[34] = word_wen_d1[2] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[35] = word_wen_d1[3] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[36] = word_wen_d1[0] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[37] = word_wen_d1[1] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[38] = word_wen_d1[2] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[39] = word_wen_d1[3] & byte_wen_d1[4] & ~rst_tri_en; assign bit_en_d1[40] = word_wen_d1[0] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[41] = word_wen_d1[1] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[42] = word_wen_d1[2] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[43] = word_wen_d1[3] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[44] = word_wen_d1[0] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[45] = word_wen_d1[1] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[46] = word_wen_d1[2] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[47] = word_wen_d1[3] & byte_wen_d1[5] & ~rst_tri_en; assign bit_en_d1[48] = word_wen_d1[0] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[49] = word_wen_d1[1] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[50] = word_wen_d1[2] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[51] = word_wen_d1[3] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[52] = word_wen_d1[0] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[53] = word_wen_d1[1] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[54] = word_wen_d1[2] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[55] = word_wen_d1[3] & byte_wen_d1[6] & ~rst_tri_en; assign bit_en_d1[56] = word_wen_d1[0] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[57] = word_wen_d1[1] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[58] = word_wen_d1[2] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[59] = word_wen_d1[3] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[60] = word_wen_d1[0] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[61] = word_wen_d1[1] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[62] = word_wen_d1[2] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[63] = word_wen_d1[3] & byte_wen_d1[7] & ~rst_tri_en; assign bit_en_d1[64] = word_wen_d1[0] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[65] = word_wen_d1[1] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[66] = word_wen_d1[2] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[67] = word_wen_d1[3] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[68] = word_wen_d1[0] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[69] = word_wen_d1[1] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[70] = word_wen_d1[2] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[71] = word_wen_d1[3] & byte_wen_d1[8] & ~rst_tri_en; assign bit_en_d1[72] = word_wen_d1[0] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[73] = word_wen_d1[1] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[74] = word_wen_d1[2] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[75] = word_wen_d1[3] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[76] = word_wen_d1[0] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[77] = word_wen_d1[1] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[78] = word_wen_d1[2] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[79] = word_wen_d1[3] & byte_wen_d1[9] & ~rst_tri_en; assign bit_en_d1[80] = word_wen_d1[0] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[81] = word_wen_d1[1] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[82] = word_wen_d1[2] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[83] = word_wen_d1[3] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[84] = word_wen_d1[0] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[85] = word_wen_d1[1] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[86] = word_wen_d1[2] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[87] = word_wen_d1[3] & byte_wen_d1[10] & ~rst_tri_en; assign bit_en_d1[88] = word_wen_d1[0] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[89] = word_wen_d1[1] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[90] = word_wen_d1[2] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[91] = word_wen_d1[3] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[92] = word_wen_d1[0] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[93] = word_wen_d1[1] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[94] = word_wen_d1[2] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[95] = word_wen_d1[3] & byte_wen_d1[11] & ~rst_tri_en; assign bit_en_d1[96] = word_wen_d1[0] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[97] = word_wen_d1[1] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[98] = word_wen_d1[2] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[99] = word_wen_d1[3] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[100] = word_wen_d1[0] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[101] = word_wen_d1[1] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[102] = word_wen_d1[2] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[103] = word_wen_d1[3] & byte_wen_d1[12] & ~rst_tri_en; assign bit_en_d1[104] = word_wen_d1[0] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[105] = word_wen_d1[1] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[106] = word_wen_d1[2] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[107] = word_wen_d1[3] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[108] = word_wen_d1[0] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[109] = word_wen_d1[1] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[110] = word_wen_d1[2] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[111] = word_wen_d1[3] & byte_wen_d1[13] & ~rst_tri_en; assign bit_en_d1[112] = word_wen_d1[0] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[113] = word_wen_d1[1] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[114] = word_wen_d1[2] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[115] = word_wen_d1[3] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[116] = word_wen_d1[0] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[117] = word_wen_d1[1] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[118] = word_wen_d1[2] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[119] = word_wen_d1[3] & byte_wen_d1[14] & ~rst_tri_en; assign bit_en_d1[120] = word_wen_d1[0] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[121] = word_wen_d1[1] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[122] = word_wen_d1[2] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[123] = word_wen_d1[3] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[124] = word_wen_d1[0] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[125] = word_wen_d1[1] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[126] = word_wen_d1[2] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[127] = word_wen_d1[3] & byte_wen_d1[15] & ~rst_tri_en; assign bit_en_d1[128] = word_wen_d1[0] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[129] = word_wen_d1[1] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[130] = word_wen_d1[2] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[131] = word_wen_d1[3] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[132] = word_wen_d1[0] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[133] = word_wen_d1[1] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[134] = word_wen_d1[2] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[135] = word_wen_d1[3] & byte_wen_d1[16] & ~rst_tri_en; assign bit_en_d1[136] = word_wen_d1[0] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[137] = word_wen_d1[1] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[138] = word_wen_d1[2] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[139] = word_wen_d1[3] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[140] = word_wen_d1[0] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[141] = word_wen_d1[1] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[142] = word_wen_d1[2] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[143] = word_wen_d1[3] & byte_wen_d1[17] & ~rst_tri_en; assign bit_en_d1[144] = word_wen_d1[0] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[145] = word_wen_d1[1] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[146] = word_wen_d1[2] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[147] = word_wen_d1[3] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[148] = word_wen_d1[0] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[149] = word_wen_d1[1] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[150] = word_wen_d1[2] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[151] = word_wen_d1[3] & byte_wen_d1[18] & ~rst_tri_en; assign bit_en_d1[152] = word_wen_d1[0] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[153] = word_wen_d1[1] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[154] = word_wen_d1[2] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[155] = word_wen_d1[3] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[156] = word_wen_d1[0] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[157] = word_wen_d1[1] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[158] = word_wen_d1[2] & byte_wen_d1[19] & ~rst_tri_en; assign bit_en_d1[159] = word_wen_d1[3] & byte_wen_d1[19] & ~rst_tri_en; `else `endif //------- always @ (posedge rd_clk) begin ren_d1 <= (sehold) ? ren_d1 : read_en; rdptr_d1[3:0] <= (sehold) ? rdptr_d1[3:0] : rd_adr[3:0]; end //------- `ifdef DEFINE_0IN rf16x160 rf16x160 ( .rdclk(rd_clk), .wrclk(~wr_clk), .radr(rdptr_d1), .wadr(wrptr_d1), .ren(ren_d1), .we(wr_en_d1), .wm(bit_en_d1), .din(wrdata_d1), .dout(dout) ); `else `ifdef FPGA_SYN_16x160 bw_r_rf16x2 arr0 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 0]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 7: 0]), .rd_data(dout[ 7: 0]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr1 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 1]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 15: 8]), .rd_data(dout[ 15: 8]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr2 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 2]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 23: 16]), .rd_data(dout[ 23: 16]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr3 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 3]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 31: 24]), .rd_data(dout[ 31: 24]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr4 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 4]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 39: 32]), .rd_data(dout[ 39: 32]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr5 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 5]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 47: 40]), .rd_data(dout[ 47: 40]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr6 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 6]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 55: 48]), .rd_data(dout[ 55: 48]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr7 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 7]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 63: 56]), .rd_data(dout[ 63: 56]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr8 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 8]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 71: 64]), .rd_data(dout[ 71: 64]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr9 ( .word_wen(word_wen_d2), .wen(byte_wen_d1[ 9]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 79: 72]), .rd_data(dout[ 79: 72]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr10( .word_wen(word_wen_d2), .wen(byte_wen_d1[10]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 87: 80]), .rd_data(dout[ 87: 80]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr11( .word_wen(word_wen_d2), .wen(byte_wen_d1[11]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[ 95: 88]), .rd_data(dout[ 95: 88]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr12( .word_wen(word_wen_d2), .wen(byte_wen_d1[12]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[103: 96]), .rd_data(dout[103: 96]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr13( .word_wen(word_wen_d2), .wen(byte_wen_d1[13]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[111:104]), .rd_data(dout[111:104]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr14( .word_wen(word_wen_d2), .wen(byte_wen_d1[14]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[119:112]), .rd_data(dout[119:112]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr15( .word_wen(word_wen_d2), .wen(byte_wen_d1[15]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[127:120]), .rd_data(dout[127:120]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr16( .word_wen(word_wen_d2), .wen(byte_wen_d1[16]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[135:128]), .rd_data(dout[135:128]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr17( .word_wen(word_wen_d2), .wen(byte_wen_d1[17]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[143:136]), .rd_data(dout[143:136]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr18( .word_wen(word_wen_d2), .wen(byte_wen_d1[18]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[151:144]), .rd_data(dout[151:144]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); bw_r_rf16x2 arr19( .word_wen(word_wen_d2), .wen(byte_wen_d1[19]), .ren(ren_d1), .wr_addr(wrptr_d1), .rd_addr(rdptr_d1), .wr_data(wrdata_d1[159:152]), .rd_data(dout[159:152]), .clk(wr_clk), .rd_clk(rd_clk), .reset_l(reset_l)); `else // // Read Operation // always @(/*AUTOSENSE*/ /*memory or*/ byte_wen_d1 or rdptr_d1 or ren_d1 or reset_l or rst_tri_en_d1 or word_wen_d1 or wr_en_d1 or wrptr_d1) begin if (reset_l) begin if (ren_d1==1'b1) begin // Checking for Xs on the rd pointer input when read is enabled // synopsys translate_off `ifdef INNO_MUXEX `else if (rdptr_d1 == 4'bx) begin $error("rf_error"," read pointer error %h ", rdptr_d1[3:0]); end `endif // synopsys translate_on tmp_dout = inq_ary[rdptr_d1] ; j = 0; for (i=0; i<= 159; i=i+8) begin if (rdptr_d1 == wrptr_d1) begin //dout[i] = (wr_en_d1 & bit_en_d1[i]) ? 1'bx : tmp_dout[i]; dout[i] = (wr_en_d1 & word_wen_d1[0] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i] ; dout[i+1] = (wr_en_d1 & word_wen_d1[1] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+1] ; dout[i+2] = (wr_en_d1 & word_wen_d1[2] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+2] ; dout[i+3] = (wr_en_d1 & word_wen_d1[3] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+3] ; dout[i+4] = (wr_en_d1 & word_wen_d1[0] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+4] ; dout[i+5] = (wr_en_d1 & word_wen_d1[1] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+5] ; dout[i+6] = (wr_en_d1 & word_wen_d1[2] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+6] ; dout[i+7] = (wr_en_d1 & word_wen_d1[3] & byte_wen_d1[j] & ~rst_tri_en) ? 1'bx : tmp_dout[i+7] ; j = j+1; end else begin //dout[i] = tmp_dout[i] ; dout[i] = tmp_dout[i] ; dout[i+1] = tmp_dout[i+1] ; dout[i+2] = tmp_dout[i+2] ; dout[i+3] = tmp_dout[i+3] ; dout[i+4] = tmp_dout[i+4] ; dout[i+5] = tmp_dout[i+5] ; dout[i+6] = tmp_dout[i+6] ; dout[i+7] = tmp_dout[i+7] ; end end end end else dout[159:0] = 160'b0 ; end // always @ (... // // Write Operation // always @ (/*AUTOSENSE*/byte_wen_d1 or reset_l or rst_tri_en_d1 or word_wen_d1 or wr_en_d1 or wrdata_d1 or wrptr_d1) begin if (reset_l) begin // Checking for Xs on bit write enables that are derived from // the word_enables and wr enable input. // synopsys translate_off `ifdef INNO_MUXEX `else if (wr_en_d1 == 1'bx) begin $error("rf_error"," write enable error %h ", wr_en_d1); end if (word_wen_d1 == 4'bx) begin $error("rf_error"," word enable error %h ", word_wen_d1[3:0]); end if (byte_wen_d1 == 20'bx) begin $error("rf_error"," byte enable error %h ", byte_wen_d1[19:0]); end `endif // synopsys translate_on if (wr_en_d1 & ~rst_tri_en) begin // synopsys translate_off `ifdef INNO_MUXEX `else if (wrptr_d1 == 4'bx) begin $error("rf_error"," write pointer error %h ", wrptr_d1[3:0]); end `endif // synopsys translate_on temp = inq_ary[wrptr_d1]; j = 0; for (i=0; i<=159; i=i+8) begin //data_in[i] = (bit_en_d1[i]) ? wrdata_d1[i] : temp[i] ; data_in[i] = (wr_en_d1 & word_wen_d1[0] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i] : temp[i] ; data_in[i+1] = (wr_en_d1 & word_wen_d1[1] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+1] : temp[i+1] ; data_in[i+2] = (wr_en_d1 & word_wen_d1[2] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+2] : temp[i+2] ; data_in[i+3] = (wr_en_d1 & word_wen_d1[3] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+3] : temp[i+3] ; data_in[i+4] = (wr_en_d1 & word_wen_d1[0] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+4] : temp[i+4] ; data_in[i+5] = (wr_en_d1 & word_wen_d1[1] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+5] : temp[i+5] ; data_in[i+6] = (wr_en_d1 & word_wen_d1[2] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+6] : temp[i+6] ; data_in[i+7] = (wr_en_d1 & word_wen_d1[3] & byte_wen_d1[j] & ~rst_tri_en) ? wrdata_d1[i+7] : temp[i+7] ; j = j+1; end inq_ary[wrptr_d1] = data_in ; end end end // always @ (... `endif `endif endmodule // rf_16x160 `ifdef FPGA_SYN_16x160 module bw_r_rf16x2(word_wen, wen, ren, wr_addr, rd_addr, wr_data, rd_data, clk, rd_clk, reset_l); input [3:0] word_wen; input wen; input ren; input [3:0] wr_addr; input [3:0] rd_addr; input [7:0] wr_data; output [7:0] rd_data; input clk; input rd_clk; input reset_l; reg [7:0] rd_data_temp; reg [1:0] inq_ary0[15:0]; reg [1:0] inq_ary1[15:0]; reg [1:0] inq_ary2[15:0]; reg [1:0] inq_ary3[15:0]; always @(posedge clk) begin if(reset_l & wen & word_wen[0]) inq_ary0[wr_addr] = {wr_data[4],wr_data[0]}; if(reset_l & wen & word_wen[1]) inq_ary1[wr_addr] = {wr_data[5],wr_data[1]}; if(reset_l & wen & word_wen[2]) inq_ary2[wr_addr] = {wr_data[6],wr_data[2]}; if(reset_l & wen & word_wen[3]) inq_ary3[wr_addr] = {wr_data[7],wr_data[3]}; end always @(negedge rd_clk) begin if (~reset_l) begin rd_data_temp = 8'b0; end else if(ren == 1'b1) begin rd_data_temp = {inq_ary3[rd_addr], inq_ary2[rd_addr], inq_ary1[rd_addr], inq_ary0[rd_addr]}; end end assign rd_data = {rd_data_temp[7], rd_data_temp[5], rd_data_temp[3], rd_data_temp[1], rd_data_temp[6], rd_data_temp[4], rd_data_temp[2], rd_data_temp[0]}; endmodule `endif