URL
https://opencores.org/ocsvn/sport/sport/trunk
Subversion Repositories sport
[/] [sport/] [trunk/] [syn/] [xilinx/] [ise/] [sport_top/] [sport_top.pcf] - Rev 7
Compare with Previous | Blame | View Log
//! **************************************************************************// Written by: Map P.20131013 on Fri Feb 20 14:08:53 2015//! **************************************************************************SCHEMATIC START;COMP "RFSx" LOCATE = SITE "A7" LEVEL 1;COMP "RSCLKx" LOCATE = SITE "A6" LEVEL 1;COMP "TFSx" LOCATE = SITE "A8" LEVEL 1;COMP "DRxSEC" LOCATE = SITE "A3" LEVEL 1;COMP "DRxPRI" LOCATE = SITE "A2" LEVEL 1;COMP "DTxSEC" LOCATE = SITE "A5" LEVEL 1;COMP "DTxPRI" LOCATE = SITE "A4" LEVEL 1;TIMEGRP txclk = BEL "txsampleCnt_tx_0" BEL "txsampleCnt_tx_1" BEL"txsampleCnt_tx_2" BEL "txsampleCnt_tx_3" BEL "txsampleCnt_tx_4" BEL"txpacketCnt_tx_0" BEL "txpacketCnt_tx_1" BEL "txpacketCnt_tx_2" BEL"txpacketCnt_tx_3" BEL "txpacketCnt_tx_4" BEL "txpacketCnt_tx_5" BEL"txpacketCnt_tx_6" BEL "txpacketCnt_tx_7" BEL "txpacketCnt_tx_8" BEL"txpacketCnt_tx_9" BEL "tx_start_tx" BEL "txfs_rnm0" BEL"state_FSM_FFd1" BEL "state_FSM_FFd2" BEL "TSCLKx" BEL"TSCLKx_OBUF_BUFG.GCLKMUX" BEL "TSCLKx_OBUF_BUFG";TIMEGRP rxclk = BEL "rxfs_rnm0" BEL "RSCLKx" BEL "RSCLKx_OBUF_BUFG.GCLKMUX"BEL "RSCLKx_OBUF_BUFG";TIMEGRP wb_clk_i = BEL "wb_interface/rxreg_0" BEL "wb_interface/rxreg_15" BEL"wb_interface/rxreg_17" BEL "wb_interface/rxreg_20" BEL"wb_interface/txreg_20" BEL "wb_interface/txreg_17" BEL"wb_interface/txreg_16" BEL "wb_interface/txreg_14" BEL"wb_interface/txreg_13" BEL "wb_interface/txreg_12" BEL"wb_interface/txreg_11" BEL "wb_interface/txreg_10" BEL"wb_interface/txreg_9" BEL "wb_interface/txreg_8" BEL"wb_interface/txreg_7" BEL "wb_interface/txreg_6" BEL"wb_interface/txreg_5" BEL "wb_interface/txreg_4" BEL"wb_interface/txreg_3" BEL "wb_interface/txreg_2" BEL"wb_interface/txreg_1" BEL "wb_interface/txreg_0" BEL"wb_interface/ack" BEL "wb_interface/rty" BEL"wb_clk_i_BUFGP/BUFG.GCLKMUX" BEL "wb_clk_i_BUFGP/BUFG";TS_rxclk = PERIOD TIMEGRP "rxclk" 20 ns HIGH 50%;TS_txclk = PERIOD TIMEGRP "txclk" 20 ns HIGH 50%;TS_wb_clk_i = PERIOD TIMEGRP "wb_clk_i" 10 ns HIGH 50%;SCHEMATIC END;