URL
https://opencores.org/ocsvn/t400/t400/trunk
Subversion Repositories t400
[/] [t400/] [trunk/] [sw/] [verif/] [black_box/] [xad/] [test.asm] - Rev 179
Compare with Previous | Blame | View Log
;; *******************************************************************;; $Id: test.asm 179 2009-04-01 19:48:38Z arniml $;;;; Checks the XAD instruction.;;;; the cpu type is defined on asl's command lineorg 0x00clra;; *******************************************************************;; Dedicated test for XAD 3, 15;;lbi 0, 9stii 0x02stii 0x03aisc 0x2xad 3, 15clraaisc 0x3xad 3, 15;; expect 0x2lbi 0, 9skejmp failxad 3, 15;; expect 0x3lbi 0, 10skejmp failIF MOMCPUNAME = "COP410"jmp passELSEIF;; macro for checking XAD on a complete registercheck MACRO registerlbi register, 0ld 0xad register, 1xad register, 2xad register, 3xad register, 4xad register, 5xad register, 6xad register, 7xad register, 8xad register, 9xad register, 10xad register, 11xad register, 12xad register, 13xad register, 14xad register, 15xad register, 0clralbi register, 1ske ; expect 0 in digit 1jmp fail;;aisc 0x1lbi register, 2ske ; expect 1 in digit 2jmp fail;;aisc 0x1lbi register, 3ske ; expect 2 in digit 3jmp fail;;aisc 0x1lbi register, 4ske ; expect 3 in digit 4jmp fail;;aisc 0x1lbi register, 5ske ; expect 4 in digit 5jmp fail;;aisc 0x1lbi register, 6ske ; expect 5 in digit 6jmp fail;;aisc 0x1lbi register, 7ske ; expect 6 in digit 7jmp fail;;aisc 0x1lbi register, 8ske ; expect 7 in digit 8jmp fail;;aisc 0x1lbi register, 9ske ; expect 8 in digit 9jmp fail;;aisc 0x1lbi register, 10ske ; expect 9 in digit 10jmp fail;;aisc 0x1lbi register, 11ske ; expect 10 in digit 11jmp fail;;aisc 0x1lbi register, 12ske ; expect 11 in digit 12jmp fail;;aisc 0x1lbi register, 13ske ; expect 12 in digit 13jmp fail;;aisc 0x1lbi register, 14ske ; expect 13 in digit 14jmp fail;;aisc 0x1lbi register, 15ske ; expect 14 in digit 15jmp fail;;aisc 0x1lbi register, 0ske ; expect 15 in digit 0jmp failENDM;; prepare other registers;; register 1lbi 1, 0jsr clear_reg;; register 2lbi 2, 0jsr clear_reg;; register 3lbi 3, 0jsr clear_reg;; *******************************************************************;; Test XAD on register 0;;lbi 0, 0jsr init_reg;;check 0;; *******************************************************************;; Test XAD on register 1;;lbi 0, 0jsr clear_reglbi 1, 0jsr init_reg;;check 1;; *******************************************************************;; Test XAD on register 2;;lbi 1, 0jsr clear_reglbi 2, 0jsr init_reg;;check 2;; *******************************************************************;; Test XAD on register 3;;lbi 2, 0jsr clear_reglbi 3, 0jsr init_reg;;check 3jmp pass;;;; initialize current register with proper values;;init_reg:clracabstii 0x0stii 0x1stii 0x2stii 0x3stii 0x4stii 0x5stii 0x6stii 0x7stii 0x8stii 0x9stii 0xastii 0xbstii 0xcstii 0xdstii 0xestii 0xfret;;;; clear current register;;clear_reg:clracabstii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0retENDIFinclude "pass_fail.asm"