OpenCores

URL https://opencores.org/ocsvn/timerocd/timerocd/trunk

Subversion Repositories timerocd

[/] [timerocd/] [trunk/] [xilinx/] [TimerOCD/] [ipcore_dir/] [coregen.cgp] - Rev 2

Compare with Previous | Blame | View Log

SET busformat = BusFormatAngleBracketNotRipped
SET designentry = VHDL
SET device = xc6slx9
SET devicefamily = spartan6
SET flowvendor = Other
SET package = tqg144
SET speedgrade = -2
SET verilogsim = false
SET vhdlsim = true

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.