OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [vhdl/] [sim/] [modelsim/] [uart2bus_txt_sim.bat] - Rev 11

Compare with Previous | Blame | View Log

@Echo Off
Rem Modify the below vsim.exe path to run the test bench
C:\Modeltech_xe_starter\win32xoem\vsim.exe -do uart2bus_txt_sim.tcl

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.