OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [classuart__control_1_1_behavioral.tex] - Rev 40

Compare with Previous | Blame | View Log

\section{Behavioral Architecture Reference}
\label{classuart__control_1_1_behavioral}\index{Behavioral@{Behavioral}}
 
 
Uart control unit.  
 
 
\\*
\\*
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-8}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_aa3c4aa3619a4c71c11970f5ede49114b}
 
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-9}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_a0132bccb07ff42922281b99abe7fc1ed}
 
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-10}{\bfseries  ( {\bfseries {\bfseries {\bf rx\-\_\-data\-\_\-ready}}   } )}\label{classuart__control_1_1_behavioral_a6c467dc07fa255b642634f90b25dab0a}
 
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-11}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_a6b971a3a148f5367406025849fea840a}
 
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-12}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   ,{\bfseries {\bf rst}}  ,start\-Config\-Baud ,start\-Config\-Clk ,start\-Data\-Send ,start\-Read\-Reg } )}\label{classuart__control_1_1_behavioral_a6a5104fc5041f9d18147bf3ac57182ba}
 
\item 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-13}{\bfseries  ( {\bfseries already\-Conf\-Clk  ,already\-Conf\-Baud ,{\bfseries {\bf clk}}  } )}\label{classuart__control_1_1_behavioral_abb27e076842c2ed175b9400e9a4a204f}
 
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf divisor}  {\bfseries }  \label{classuart__control_1_1_behavioral_afd589e4693d433f3020edd41b34b429c}
 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf config\-\_\-clk} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ab4f5656577c6801ca2186d032b0705e5}
 
\item 
{\bf config\-\_\-baud} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a994369e55a2b61c25692290190bfb1d7}
 
\item 
{\bf received\-\_\-byte} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ac0d7b034671ced80a1489da8b6326f6d}
 
\item 
{\bf byte\-\_\-to\-\_\-transmit} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a0bd5f9806934bfa92bc94fca49bc21ee}
 
\item 
{\bf sig\-Div\-Rst} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_afcf0bceabe6e56a74778d7934a0c2824}
 
\item 
{\bf sig\-Div\-Done} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_abc51890308baf702126afd18e3db0a04}
 
\item 
{\bf sig\-Div\-Quotient} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ae56f5c1eb65c23ef11617bcf164d24eb}
 
\item 
{\bf sig\-Div\-Numerator} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a80739dd4184b66e0cf20fe43006bce80}
 
\item 
{\bf sig\-Div\-Dividend} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ad3295376ffcaec0d91f571290f298b93}
 
\item 
{\bf start\-Config\-Baud} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a1307705c86dd791844f6a70b9c232f1a}
 
\item 
{\bf start\-Config\-Clk} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a998970542f657bcad2e466fc0179d946}
 
\item 
{\bf start\-Data\-Send} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a27134dba3b3b157ffc9a4ea830073e1f}
 
\item 
{\bf comm\-Blocks\-Initiated} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a284b25ffbd0a7b47e4d23d85b65f8798}
 
\item 
{\bf start\-Read\-Reg} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_af895fdece5780334d522ae896e9ae33f}
 
\item 
{\bf already\-Conf\-Baud} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a3bb2d4f7155a824e226039305ba2ecc7}
 
\item 
{\bf already\-Conf\-Clk} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_ae72bfe89af67c9f28f2e9c129c9d8ce9}
 
\end{DoxyCompactItemize}
 
 
\subsection{Detailed Description}
Uart control unit. 
 
Configure, commands, the \doxyref{uart\-\_\-communication\-\_\-blocks}{p.}{classuart__communication__blocks} 
 
Definition at line 31 of file uart\-\_\-control.\-vhd.
 
 
 
The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf uart\-\_\-control.\-vhd}\end{DoxyCompactItemize}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.