OpenCores
URL https://opencores.org/ocsvn/uart_plb/uart_plb/trunk

Subversion Repositories uart_plb

[/] [uart_plb/] [trunk/] [firmware/] [standalone_bsp_0/] [Makefile] - Rev 3

Compare with Previous | Blame | View Log

# Makefile generated by Xilinx SDK.

-include libgen.options

LIBRARIES = ${PROCESSOR}/lib/libxil.a
MSS = system.mss

all: libs
        @echo 'Finished building libraries'

libs: $(LIBRARIES)

$(LIBRARIES): $(MSS)
        libgen -hw ${HWSPEC}\
               ${REPOSITORIES}\
               -pe ${PROCESSOR} \
               -log libgen.log \
               $(MSS)

clean:
        rm -rf ${PROCESSOR}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.