OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [default/] [fpga-fx3/] [ezusb_io.cydsn/] [projectfiles/] [gpif2model.xml] - Rev 2

Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<GPIFIIModel version="3">
  <InterfaceDefination>
    <InterfaceSetting>
      <I2SEnabled>False</I2SEnabled>
      <I2CEnabled>False</I2CEnabled>
      <SPIEnabled>False</SPIEnabled>
      <I2SEnabled>False</I2SEnabled>
      <ADMuxedEnabled>False</ADMuxedEnabled>
      <InterfaceType>Slave</InterfaceType>
      <CommunicationType>Synchronous</CommunicationType>
      <ClockSource>Internal</ClockSource>
      <ClockEdge>Positive</ClockEdge>
      <Endianness>LittleEndian</Endianness>
      <DataBusWidth>Bit16</DataBusWidth>
      <AddressBuswidth>0</AddressBuswidth>
    </InterfaceSetting>
  </InterfaceDefination>
  <Signals>
    <Signal ElementId="INPUT0" SignalType="Input" SpecialFunction="OE">
      <DisplayName>SLOE</DisplayName>
      <GPIOPinNumber>GPIO_19</GPIOPinNumber>
      <Polarity>ActiveLow</Polarity>
    </Signal>
    <Signal ElementId="INPUT2" SignalType="Input" SpecialFunction="WE">
      <DisplayName>SLWR</DisplayName>
      <GPIOPinNumber>GPIO_18</GPIOPinNumber>
      <Polarity>ActiveLow</Polarity>
    </Signal>
    <Signal ElementId="INPUT3" SignalType="Input" SpecialFunction="None">
      <DisplayName>SLRD</DisplayName>
      <GPIOPinNumber>GPIO_20</GPIOPinNumber>
      <Polarity>ActiveLow</Polarity>
    </Signal>
    <Signal ElementId="INPUT4" SignalType="Input" SpecialFunction="None">
      <DisplayName>PKEND</DisplayName>
      <GPIOPinNumber>GPIO_17</GPIOPinNumber>
      <Polarity>ActiveLow</Polarity>
    </Signal>
    <Signal ElementId="FLAG0" SignalType="Flags" SpecialFunction="None">
      <DisplayName>EMPTY</DisplayName>
      <GPIOPinNumber>GPIO_21</GPIOPinNumber>
      <IntialValue>High</IntialValue>
      <Polarity>ActiveLow</Polarity>
      <Flags>Thread_1_DMA_Ready</Flags>
    </Signal>
    <Signal ElementId="FLAG1" SignalType="Flags" SpecialFunction="None">
      <DisplayName>FULL</DisplayName>
      <GPIOPinNumber>GPIO_22</GPIOPinNumber>
      <IntialValue>High</IntialValue>
      <Polarity>ActiveLow</Polarity>
      <Flags>Thread_0_DMA_Ready</Flags>
    </Signal>
  </Signals>
  <StateMachine>
    <AddressCounter />
    <DataCounter />
    <ControlCounter />
    <AddressComparator />
    <DataComparator />
    <ControlComparator />
    <DRQ />
    <AddrData />
    <State ElementId="STARTSTATE1" StateType="StartState">
      <DisplayName>RESET</DisplayName>
      <RepeatUntillNextTransition>True</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
    </State>
    <State ElementId="STATE1" StateType="NormalState">
      <DisplayName>IDLE</DisplayName>
      <RepeatUntillNextTransition>True</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
    </State>
    <State ElementId="STATE2" StateType="NormalState">
      <DisplayName>READ</DisplayName>
      <RepeatUntillNextTransition>True</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
      <Action ElementId="DR_DATA0" ActionType="DR_DATA">
        <IsDataCounterConnected>False</IsDataCounterConnected>
        <DataSourceSink>Socket</DataSourceSink>
        <ThreadNumber>Thread1</ThreadNumber>
        <SyncBurstMode>Enable</SyncBurstMode>
        <DriveNewData>DriveNewData</DriveNewData>
        <UpdateSource>True</UpdateSource>
      </Action>
    </State>
    <State ElementId="STATE3" StateType="NormalState">
      <DisplayName>WRITE</DisplayName>
      <RepeatUntillNextTransition>True</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
      <Action ElementId="IN_DATA0" ActionType="IN_DATA">
        <DataSourceSink>Socket</DataSourceSink>
        <ThreadNumber>Thread0</ThreadNumber>
        <SampleData>True</SampleData>
        <WriteDataIntoDataSink>True</WriteDataIntoDataSink>
      </Action>
    </State>
    <State ElementId="STATE4" StateType="NormalState">
      <DisplayName>SHORT_PKT</DisplayName>
      <RepeatUntillNextTransition>False</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
      <Action ElementId="COMMIT0" ActionType="COMMIT">
        <ThreadNumber>Thread0</ThreadNumber>
      </Action>
      <Action ElementId="IN_DATA0" ActionType="IN_DATA">
        <DataSourceSink>Socket</DataSourceSink>
        <ThreadNumber>Thread0</ThreadNumber>
        <SampleData>True</SampleData>
        <WriteDataIntoDataSink>True</WriteDataIntoDataSink>
      </Action>
    </State>
    <State ElementId="STATE5" StateType="NormalState">
      <DisplayName>ZLP</DisplayName>
      <RepeatUntillNextTransition>False</RepeatUntillNextTransition>
      <RepeatCount>0</RepeatCount>
      <Action ElementId="COMMIT0" ActionType="COMMIT">
        <ThreadNumber>Thread0</ThreadNumber>
      </Action>
    </State>
    <Transition ElementId="TRANSITION1" SourceState="STARTSTATE1" DestinationState="STATE1" Equation="LOGIC_ONE" />
    <Transition ElementId="TRANSITION2" SourceState="STATE1" DestinationState="STATE2" Equation="SLWR&amp;PKEND&amp;!SLRD" />
    <Transition ElementId="TRANSITION3" SourceState="STATE1" DestinationState="STATE3" Equation="!SLWR&amp;PKEND&amp;SLRD" />
    <Transition ElementId="TRANSITION4" SourceState="STATE1" DestinationState="STATE4" Equation="!SLWR&amp;!PKEND&amp;SLRD" />
    <Transition ElementId="TRANSITION5" SourceState="STATE1" DestinationState="STATE5" Equation="SLWR&amp;!PKEND&amp;SLRD" />
    <Transition ElementId="TRANSITION6" SourceState="STATE5" DestinationState="STATE1" Equation="PKEND" />
    <Transition ElementId="TRANSITION7" SourceState="STATE2" DestinationState="STATE1" Equation="SLRD" />
    <Transition ElementId="TRANSITION8" SourceState="STATE3" DestinationState="STATE1" Equation="PKEND&amp;SLWR" />
    <Transition ElementId="TRANSITION9" SourceState="STATE3" DestinationState="STATE4" Equation="!SLWR&amp;!PKEND" />
    <Transition ElementId="TRANSITION10" SourceState="STATE4" DestinationState="STATE1" Equation="PKEND|SLWR" />
  </StateMachine>
</GPIFIIModel>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.