URL
https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk
Subversion Repositories usb_fpga_2_14
[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.04b/] [usb-fpga-2.04-mem.ucf] - Rev 2
Compare with Previous | Blame | View Log
############################################################################
## Memory Controller 3
## Memory Device: DDR_SDRAM->MT46V32M16XX-5B-IT
## Frequency: 200 MHz
## Time Period: 5000 ps
## Supported Part Numbers: MT46V32M16BN-5B-IT
############################################################################
############################################################################
## I/O TERMINATION
############################################################################
NET "ddr_dram_dq[*]" IN_TERM = UNTUNED_SPLIT_50;
NET "ddr_dram_dqs" IN_TERM = UNTUNED_SPLIT_50;
NET "ddr_dram_udqs" IN_TERM = UNTUNED_SPLIT_50;
NET "ddr_dram_a[*]" OUT_TERM = UNTUNED_50;
NET "ddr_dram_ba[*]" OUT_TERM = UNTUNED_50;
NET "ddr_dram_ck" OUT_TERM = UNTUNED_50;
NET "ddr_dram_ck_n" OUT_TERM = UNTUNED_50;
NET "ddr_dram_cke" OUT_TERM = UNTUNED_50;
NET "ddr_dram_ras_n" OUT_TERM = UNTUNED_50;
NET "ddr_dram_cas_n" OUT_TERM = UNTUNED_50;
NET "ddr_dram_we_n" OUT_TERM = UNTUNED_50;
NET "ddr_dram_dm" OUT_TERM = UNTUNED_50;
NET "ddr_dram_udm" OUT_TERM = UNTUNED_50;
############################################################################
# I/O STANDARDS
############################################################################
NET "ddr_dram_dq[*]" IOSTANDARD = SSTL2_II;
NET "ddr_dram_dqs" IOSTANDARD = SSTL2_II;
NET "ddr_dram_udqs" IOSTANDARD = SSTL2_II;
NET "ddr_rzq" IOSTANDARD = SSTL2_II;
NET "ddr_zio" IOSTANDARD = SSTL2_II;
NET "ddr_dram_a[*]" IOSTANDARD = SSTL2_II;
NET "ddr_dram_ba[*]" IOSTANDARD = SSTL2_II;
NET "ddr_dram_ck" IOSTANDARD = DIFF_SSTL2_II;
NET "ddr_dram_ck_n" IOSTANDARD = DIFF_SSTL2_II;
NET "ddr_dram_cke" IOSTANDARD = SSTL2_II;
NET "ddr_dram_ras_n" IOSTANDARD = SSTL2_II;
NET "ddr_dram_cas_n" IOSTANDARD = SSTL2_II;
NET "ddr_dram_we_n" IOSTANDARD = SSTL2_II;
NET "ddr_dram_dm" IOSTANDARD = SSTL2_II;
NET "ddr_dram_udm" IOSTANDARD = SSTL2_II;
############################################################################
# MCB 3
# Pin Location Constraints for Clock, Masks, Address, and Controls
############################################################################
NET "ddr_dram_dq[4]" LOC = "F2" ;
NET "ddr_dram_dq[5]" LOC = "F1" ;
NET "ddr_dram_dq[6]" LOC = "G3" ;
NET "ddr_dram_dq[7]" LOC = "G1" ;
NET "ddr_dram_dq[2]" LOC = "J3" ;
NET "ddr_dram_dq[3]" LOC = "J1" ;
NET "ddr_dram_dq[0]" LOC = "K2" ;
NET "ddr_dram_dq[1]" LOC = "K1" ;
NET "ddr_dram_dq[8]" LOC = "L3" ;
NET "ddr_dram_dq[9]" LOC = "L1" ;
NET "ddr_dram_dq[10]" LOC = "M2" ;
NET "ddr_dram_dq[11]" LOC = "M1" ;
NET "ddr_dram_dq[12]" LOC = "P2" ;
NET "ddr_dram_dq[13]" LOC = "P1" ;
NET "ddr_dram_dq[14]" LOC = "R2" ;
NET "ddr_dram_dq[15]" LOC = "R1" ;
NET "ddr_dram_dqs" LOC = "H2" ;
NET "ddr_dram_udqs" LOC = "N3" ;
NET "ddr_dram_ba[0]" LOC = "C3" ;
NET "ddr_dram_ba[1]" LOC = "C2" ;
NET "ddr_dram_a[0]" LOC = "K5" ;
NET "ddr_dram_a[1]" LOC = "K6" ;
NET "ddr_dram_a[2]" LOC = "D1" ;
NET "ddr_dram_a[3]" LOC = "L4" ;
NET "ddr_dram_a[4]" LOC = "G5" ;
NET "ddr_dram_a[5]" LOC = "H4" ;
NET "ddr_dram_a[6]" LOC = "H3" ;
NET "ddr_dram_a[7]" LOC = "D3" ;
NET "ddr_dram_a[8]" LOC = "B2" ;
NET "ddr_dram_a[9]" LOC = "A2" ;
NET "ddr_dram_a[10]" LOC = "G6" ;
NET "ddr_dram_a[11]" LOC = "E3" ;
NET "ddr_dram_a[12]" LOC = "F3" ;
NET "ddr_dram_dm" LOC = "J4" ;
NET "ddr_dram_udm" LOC = "K3" ;
NET "ddr_dram_ras_n" LOC = "J6" ;
NET "ddr_dram_cas_n" LOC = "H5" ;
NET "ddr_dram_we_n" LOC = "C1" ;
NET "ddr_dram_ck" LOC = "E2" ;
NET "ddr_dram_ck_n" LOC = "E1" ;
NET "ddr_dram_cke" LOC = "F4" ;
# NC pins
NET "ddr_rzq" LOC = "M4" ;
NET "ddr_zio" LOC = "M5" ;
NET "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
NET "*c?_pll_lock" TIG;
INST "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
#Please uncomment the below TIG if used in a design which enables self-refresh mode
#NET "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;