URL
https://opencores.org/ocsvn/versatile_library/versatile_library/trunk
Subversion Repositories versatile_library
[/] [versatile_library/] [trunk/] [sim/] [rtl_sim/] [run/] [Makefile] - Rev 88
Go to most recent revision | Compare with Previous | Blame | View Log
VERILOG_FILES = ./../../../rtl/verilog/versatile_library.v
wb_b3_ram_be.v:
vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_B3_RAM_BE $(VERILOG_FILES) > wb_b3_ram_be.v
Go to most recent revision | Compare with Previous | Blame | View Log