OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [sim/] [rtl_sim/] [run/] [Makefile] - Rev 92

Go to most recent revision | Compare with Previous | Blame | View Log

VERILOG_FILES = ./../../../rtl/verilog/versatile_library.v

tb_wb_b3_ram_be:
        vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_B3_RAM_BE $(VERILOG_FILES) > wb_b3_ram_be.v
        vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/sim/rtl_sim/run/wb_b3_ram_be.v
        vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/bench/wbm.v
        vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/bench/tb_wb_b3_ram_be.v
        vsim -do "run 10 us" -l log.txt -c work.vl_wb_b3_ram_be_tb

tb_wb_b3_dpram:
        vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_B3_DPRAM $(VERILOG_FILES) > wb_b3_dpram.v
        vlog -reportprogress 300 -work work ./wb_b3_dpram.v
        vlog -reportprogress 300 -work work ./../../../bench/wbm.v
        vlog -reportprogress 300 -work work ./../../../bench/tb_wb_b3_dpram.v

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.