OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 42

Go to most recent revision | Compare with Previous | Blame | View Log

svn_export: versatile_fifo_dual_port_ram.v versatile_fifo_async_cmp.v

versatile_fifo_dual_port_ram.v:
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_dual_port_ram.v

dff_sr.v:
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/dff_sr.v

versatile_fifo_async_cmp.v: dff_sr.v
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_async_cmp.v

async_fifo_mq.v:
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/async_fifo_mq.v

async_fifo_mq_md.v:
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/async_fifo_mq_md.v

versatile_counter_generator.php:
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter_generator.php

CSV.class.php:
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/CSV.class.php

versatile_fifo_dual_port_ram_dc_dw.v: versatile_fifo_dual_port_ram.v
        vppreproc +define+TYPE+"dc_dw" +define+DC +define+DW +define+DATA_WIDTH+36 +define+ADDR_WIDTH+8 --simple versatile_fifo_dual_port_ram.v > versatile_fifo_dual_port_ram_dc_dw.v

versatile_counter: versatile_counter_generator.php CSV.class.php
        excel2csv versatile_counter.xls -S ,
        ./versatile_counter_generator.php gray_counter.csv > gray_counter.v
        ./versatile_counter_generator.php ctrl_counter.csv > ctrl_counter.v
        ./versatile_counter_generator.php ref_counter.csv > ref_counter.v
        ./versatile_counter_generator.php ref_delay_counter.csv > ref_delay_counter.v
        ./versatile_counter_generator.php pre_delay_counter.csv > pre_delay_counter.v
        ./versatile_counter_generator.php burst_length_counter.csv > burst_length_counter.v

fifo_fill.v: fifo_fill.fzm
        perl fizzim.pl -encoding onehot < fifo_fill.fzm > fifo_fill.v

ddr_16.v: ddr_16.fzm ddr_16_defines.v
        perl fizzim.pl -encoding onehot < ddr_16.fzm > tmp1.v
        vppreproc --simple tmp1.v > ddr_16.v

versatile_mem_ctrl_ip.v: versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v fifo.v fifo_fill.v inc_adr.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v dff_sr.v versatile_mem_ctrl_ddr.v versatile_mem_ctrl_top.v
        cat versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v fifo_fill.v inc_adr.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v dff_sr.v versatile_mem_ctrl_ddr.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v

all: svn_export versatile_fifo_dual_port_ram_dc_dw.v versatile_counter fifo_fill.v sdr_16.v ddr_16.v versatile_mem_ctrl_ip.v

sdr_16.v: versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_sw.v async_fifo_mq.v versatile_counter
        vppreproc --simple +define+SDR_16 delay.v codec.v gray_counter.v async_fifo_mq.v egress_fifo.v versatile_fifo_dual_port_ram_dc_sw.v dff_sr.v versatile_fifo_async_cmp.v ref_counter.v fsm_sdr_16.v versatile_mem_ctrl_wb.v versatile_mem_ctrl_top.v > sdr_16.v

all: sdr_16.v

clean:
        rm -rf versatile_fifo_dual_port_ram_dc_dw.v versatile_fifo_async_cmp.v
        rm -rf fifo_fill.v sdr_16.v ddr_16.v
        rm -rf *_counter.v
        rm -rf *.csv
        rm -rf *~

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.