OpenCores
URL https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk

Subversion Repositories vhdl_wb_tb

[/] [vhdl_wb_tb/] [trunk/] [rtl_sim/] [bin/] [init.do] - Rev 2

Compare with Previous | Blame | View Log

quit -sim

# create work-lib (prevents later error)
vlib work
vmap work work
#delete work-lib 
vmap -del work
vdel -all -lib work
# create work-lib (empty lib)
vlib work
vmap work work

#compile all
project calculateorder

#set aliases
alias s "do ../bin/s.do"

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.