OpenCores
URL https://opencores.org/ocsvn/vspi/vspi/trunk

Subversion Repositories vspi

[/] [vspi/] [trunk/] [projnav/] [xps/] [pcores/] [spiifc_v1_00_a/] [devl/] [projnav/] [ipcore_dir/] [buffermem_ste/] [implement/] [implement.sh] - Rev 14

Compare with Previous | Blame | View Log

#!/bin/sh
 
# Clean up the results directory
rm -rf results
mkdir results
 
#Synthesize the Wrapper Files
echo 'Synthesizing XST wrapper file (core_top.vhd) with XST';
echo 'Synthesizing example design with XST';
xst -ifn xst.scr
cp buffermem_top.ngc ./results/
 
 
# Copy the netlist generated by Coregen
echo 'Copying files from the netlist directory to the results directory'
cp ../../buffermem.ngc results/
 
#  Copy the constraints files generated by Coregen
echo 'Copying files from constraints directory to results directory'
cp ../example_design/buffermem_top.ucf results/
 
cd results
 
echo 'Running ngdbuild'
ngdbuild -p xc6slx45-csg324-2 buffermem_top
 
echo 'Running map'
map buffermem_top -o mapped.ncd -pr i
 
echo 'Running par'
par mapped.ncd routed.ncd
 
echo 'Running trce'
trce -e 10 routed.ncd mapped.pcf -o routed
 
echo 'Running design through bitgen'
bitgen -w routed
 
echo 'Running netgen to create gate level Verilog model'
netgen -ofmt verilog -sim -tm buffermem_top -pcf mapped.pcf -w routed.ncd routed.v
cp routed.sdf ../../production/timing/
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.