URL
https://opencores.org/ocsvn/vtach/vtach/trunk
Subversion Repositories vtach
[/] [vtach/] [trunk/] [_xmsgs/] [bitgen.xmsgs] - Rev 2
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!-- IMPORTANT: This is an internal file that has been generatedby the Xilinx ISE software. Any direct editing orchanges made to this file may result in unpredictablebehavior or data corruption. It is strongly advised thatusers do not edit the contents of this file. --><messages><msg type="info" file="Bitgen" num="40" delta="old" >Replacing "<arg fmt="%s" index="1">Auto</arg>" with "<arg fmt="%s" index="2">NoWait</arg>" for option "<arg fmt="%s" index="3">Match_cycle</arg>". Most commonly, bitgen has determined and will use a specific value instead of the generic command-line value of "Auto". Alternately, this message appears if the same option is specified multiple times on the command-line. In this case, the option listed last will be used.</msg><msg type="info" file="PhysDesignRules" num="772" delta="old" >To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp <arg fmt="%s" index="1">clockdll/DCM_INST</arg>, consult the device Interactive Data Sheet.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA2</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA3</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA4</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA5</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA6</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA7</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA10</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA11</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA12</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA13</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA14</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA15</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA18</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA19</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA20</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA21</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA22</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA23</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA25</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA26</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA27</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA28</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA29</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA30</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOA31</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16A</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB2</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB3</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB4</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB5</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB6</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB7</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB9</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB10</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB11</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB12</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB13</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB14</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB15</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB18</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB19</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB20</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB21</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB22</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB23</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB25</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB26</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB27</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB28</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB29</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB30</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg><msg type="warning" file="PhysDesignRules" num="812" filtered="1" delta="old" >Dangling pin <<arg fmt="%s" index="1">DOB31</arg>> on block:<<arg fmt="%s" index="2">mem/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B</arg>>:<<arg fmt="%s" index="3">RAMB16_RAMB16B</arg>>.</msg></messages>