URL
https://opencores.org/ocsvn/vtach/vtach/trunk
Subversion Repositories vtach
[/] [vtach/] [trunk/] [ipcore_dir/] [mainmem_ste/] [implement/] [implement.sh] - Rev 2
Compare with Previous | Blame | View Log
#!/bin/sh # Clean up the results directory rm -rf results mkdir results #Synthesize the Wrapper Files echo 'Synthesizing XST wrapper file (core_top.vhd) with XST'; echo 'Synthesizing example design with XST'; xst -ifn xst.scr cp mainmem_top.ngc ./results/ # Copy the netlist generated by Coregen echo 'Copying files from the netlist directory to the results directory' cp ../../mainmem.ngc results/ # Copy the constraints files generated by Coregen echo 'Copying files from constraints directory to results directory' cp ../example_design/mainmem_top.ucf results/ cd results echo 'Running ngdbuild' ngdbuild -p xc3s1000-ft256-4 mainmem_top echo 'Running map' map mainmem_top -o mapped.ncd -pr i echo 'Running par' par mapped.ncd routed.ncd echo 'Running trce' trce -e 10 routed.ncd mapped.pcf -o routed echo 'Running design through bitgen' bitgen -w routed echo 'Running netgen to create gate level Verilog model' netgen -ofmt verilog -sim -tm mainmem_top -pcf mapped.pcf -w routed.ncd routed.v cp routed.sdf ../../production/timing/