URL
https://opencores.org/ocsvn/vtach/vtach/trunk
Subversion Repositories vtach
[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [unisims_ver/] [m_02760857255181855774_2593380106.c] - Rev 2
Compare with Previous | Blame | View Log
/**********************************************************************/ /* ____ ____ */ /* / /\/ / */ /* /___/ \ / */ /* \ \ \/ */ /* \ \ Copyright (c) 2003-2009 Xilinx, Inc. */ /* / / All Right Reserved. */ /* /---/ /\ */ /* \ \ / \ */ /* \___\/\___\ */ /***********************************************************************/ /* This file is designed for use with ISim build 0xb4d1ced7 */ #define XSI_HIDE_SYMBOL_SPEC true #include "xsi.h" #include <memory.h> #ifdef __GNUC__ #include <stdlib.h> #else #include <malloc.h> #define alloca _alloca #endif static void Gate_29_0(char *t0) { char *t1; char *t2; char *t3; char *t4; char *t5; char *t6; char *t7; char *t8; char *t9; unsigned int t10; unsigned int t11; unsigned int t12; unsigned int t13; char *t14; char *t15; LAB0: t1 = (t0 + 2360U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: t2 = (t0 + 1208U); t3 = *((char **)t2); t2 = (t0 + 2760); t4 = (t2 + 56U); t5 = *((char **)t4); t6 = (t5 + 56U); t7 = *((char **)t6); t8 = (t7 + 4); t9 = (t3 + 4); if (*((unsigned int *)t9) == 1) goto LAB4; LAB5: t10 = *((unsigned int *)t3); t11 = (t10 & 1); *((unsigned int *)t7) = t11; t12 = *((unsigned int *)t9); t13 = (t12 & 1); *((unsigned int *)t8) = t13; LAB6: t14 = (t0 + 2760); xsi_driver_vfirst_trans(t14, 0, 0); t15 = (t0 + 2680); *((int *)t15) = 1; LAB1: return; LAB4: *((unsigned int *)t7) = 1; *((unsigned int *)t8) = 1; goto LAB6; } extern void unisims_ver_m_02760857255181855774_2593380106_init() { static char *pe[] = {(void *)Gate_29_0}; xsi_register_didat("unisims_ver_m_02760857255181855774_2593380106", "isim/vtach_test_isim_beh.exe.sim/unisims_ver/m_02760857255181855774_2593380106.didat"); xsi_register_executes(pe); }