OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [xilinxcorelib_ver/] [m_18166792875774041790_1213357100.c] - Rev 2

Compare with Previous | Blame | View Log

/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/
 
/* This file is designed for use with ISim build 0xb4d1ced7 */
 
#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
 
 
 
static void Always_1930_0(char *t0)
{
    char *t1;
    char *t2;
    char *t3;
    char *t4;
    char *t5;
 
LAB0:    t1 = (t0 + 4800U);
    t2 = *((char **)t1);
    if (t2 == 0)
        goto LAB2;
 
LAB3:    goto *t2;
 
LAB2:    t2 = (t0 + 5120);
    *((int *)t2) = 1;
    t3 = (t0 + 4832);
    *((char **)t3) = t2;
    *((char **)t1) = &&LAB4;
 
LAB1:    return;
LAB4:
LAB5:    t4 = (t0 + 1888U);
    t5 = *((char **)t4);
    t4 = (t0 + 2768);
    xsi_vlogvar_assign_value(t4, t5, 0, 0, 13);
    t2 = (t0 + 2368U);
    t3 = *((char **)t2);
    t2 = (t0 + 3248);
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 7);
    t2 = (t0 + 2048U);
    t3 = *((char **)t2);
    t2 = (t0 + 2928);
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 1);
    t2 = (t0 + 2208U);
    t3 = *((char **)t2);
    t2 = (t0 + 3088);
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 1);
    goto LAB2;
 
}
 
 
extern void xilinxcorelib_ver_m_18166792875774041790_1213357100_init()
{
	static char *pe[] = {(void *)Always_1930_0};
	xsi_register_didat("xilinxcorelib_ver_m_18166792875774041790_1213357100", "isim/vtach_test_isim_beh.exe.sim/xilinxcorelib_ver/m_18166792875774041790_1213357100.didat");
	xsi_register_executes(pe);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.