OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [planAhead_run_1/] [vtachspartan.data/] [sources_1/] [ports.xml] - Rev 2

Compare with Previous | Blame | View Log

<?xml version="1.0"?>
<Interface Version="1" Minor="1">
        <Ifc Id="ROOT" Top="1">
                <Bus Id="led">
                        <Port Id="7" Dir="OUT"/>
                        <Port Id="6" Dir="OUT"/>
                        <Port Id="5" Dir="OUT"/>
                        <Port Id="4" Dir="OUT"/>
                        <Port Id="3" Dir="OUT"/>
                        <Port Id="2" Dir="OUT"/>
                        <Port Id="1" Dir="OUT"/>
                        <Port Id="0" Dir="OUT"/>
                </Bus>
                <Bus Id="sw">
                        <Port Id="7" Dir="IN"/>
                        <Port Id="6" Dir="IN"/>
                        <Port Id="5" Dir="IN"/>
                        <Port Id="4" Dir="IN"/>
                        <Port Id="3" Dir="IN"/>
                        <Port Id="2" Dir="IN"/>
                        <Port Id="1" Dir="IN"/>
                        <Port Id="0" Dir="IN"/>
                </Bus>
                <Port Id="clk" Dir="IN"/>
                <Port Id="extreset" Dir="IN"/>
                <Port Id="segA" Dir="OUT"/>
                <Port Id="segB" Dir="OUT"/>
                <Port Id="segC" Dir="OUT"/>
                <Port Id="segD" Dir="OUT"/>
                <Port Id="segE" Dir="OUT"/>
                <Port Id="segF" Dir="OUT"/>
                <Port Id="segG" Dir="OUT"/>
                <Port Id="ds0" Dir="OUT"/>
                <Port Id="ds1" Dir="OUT"/>
                <Port Id="ds2" Dir="OUT"/>
                <Port Id="ds3" Dir="OUT"/>
                <Port Id="pb0" Dir="IN"/>
                <Port Id="pb1" Dir="IN"/>
                <Port Id="pb2" Dir="IN"/>
        </Ifc>
</Interface>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.