OpenCores

URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [formal/] [rxuartlite.sby] - Rev 22

Go to most recent revision | Compare with Previous | Blame | View Log

[tasks]
one
two

[options]
mode prove
multiclock on
one: depth   20
two: depth  120

[engines]
smtbmc

[script]
one: read_verilog -D RXUARTLITE -formal rxuartlite.v
two: read_verilog -D RXUARTLITE -D PHASE_TWO -formal rxuartlite.v
chparam -set CLOCKS_PER_BAUD 16 rxuartlite
prep -top rxuartlite
# opt_merge -share_all

[files]
../../rtl/rxuartlite.v

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.