OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [uart16550/] - Rev 88

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 42 2009-05-06 19:45:47 GMT
  • Author: julius
  • Log message:
    Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.
Path Last modification Log RSS feed
[FOLDER] test_project/ 88  3228d 15h marcus.erlandsson View Log RSS feed
[NODE][FOLDER] branches/ 10  6051d 02h unneback View Log RSS feed
[NODE][FOLDER] tags/ 4  6073d 00h root View Log RSS feed
[NODE][FOLDER] trunk/ 88  3228d 15h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] backend/ 22  6022d 01h julius View Log RSS feed
[NODE][NODE][FOLDER] bench/ 55  6001d 19h julius View Log RSS feed
[NODE][NODE][FOLDER] linux_sd_driver/ 82  5931d 11h tac2 View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 54  6001d 21h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 54  6001d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] components/ 48  6006d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] debug_if/ 43  6014d 23h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ethernet/ 43  6014d 23h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1k_startup/ 45  6008d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1k_top/ 42  6015d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1200r2/ 48  6006d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ram_wb/ 45  6008d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] smii/ 42  6015d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] tap/ 41  6015d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] uart16550/ 42  6015d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] Makefile 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] raminfr.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_debug_if.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_defines.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_ip.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_receiver.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_regs.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_rfifo.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_sync_flops.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_tfifo.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_top.v 33  6018d 10h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_transmitter.v 42  6015d 15h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_wb.v 18  6023d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] wb_sdram_ctrl/ 43  6014d 23h julius View Log RSS feed
[NODE][NODE][FOLDER] sim/ 60  6000d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] sw/ 60  6000d 17h julius View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  6072d 19h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.