OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 71

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 71 2009-03-17 17:04:28 GMT
  • Author: creep
  • Log message:
    Four addressing modes are simulated: immediate, accumulator, implied and absolute.
    The simulation was done using a testbench that contains a small memory inside.
Path Last modification Log RSS feed
[FOLDER] t6507lp/ 71  5620d 07h creep View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.