OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] - Rev 35

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 35 2011-05-21 15:02:33 GMT
  • Author: csantifort
  • Log message:
    Amber25 improvements:
    Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
    Use a fast barrel shifter for shifts between 0 and 4 to improve timing
    Use a 2 cycle full barrel shifter for complex shifts
Path Last modification Log RSS feed
[FOLDER] amber/ 35  4770d 03h csantifort View Log RSS feed
[NODE][FOLDER] branches/ 1  4919d 03h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4919d 03h root View Log RSS feed
[NODE][FOLDER] trunk/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][FOLDER] doc/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][FOLDER] hw/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][FOLDER] fpga/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][FOLDER] tests/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][FOLDER] tools/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][FOLDER] vlog/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] amber23/ 15  4861d 14h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] amber25/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] ethmac/ 2  4892d 01h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] lib/ 12  4863d 02h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] system/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] afifo.v 2  4892d 01h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] boot_mem.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] clocks_resets.v 14  4863d 02h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] ddr3_afifo.v 2  4892d 01h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] ethmac_wb.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] interrupt_controller.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] main_mem.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] memory_configuration.v 10  4879d 06h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_addresses.v 32  4772d 20h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] system.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] system_config_defines.v 17  4859d 00h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] system_functions.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] test_module.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] timer_module.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] uart.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] wb_ddr3_bridge.v 2  4892d 01h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] wb_xs6_ddr3_bridge.v 15  4861d 14h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] wb_xv6_ddr3_bridge.v 11  4878d 02h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] wishbone_arbiter.v 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] tb/ 35  4770d 03h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xs6_ddr3/ 11  4878d 02h csantifort View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xv6_ddr3/ 11  4878d 02h csantifort View Log RSS feed
[NODE][NODE][FOLDER] sw/ 35  4770d 03h csantifort View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.