OpenCores
URL https://opencores.org/ocsvn/mcs-4/mcs-4/trunk

Subversion Repositories mcs-4

[/] [mcs-4/] [trunk/] [rtl/] [verilog/] [common/] - Rev 7

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 6 2021-12-02 21:58:25 GMT
  • Author: rrpollack
  • Log message:
    Massive update of all MCS-4 components

    This commit updates all the previous i4004 CPU modules to address
    various bugs that were found during testing. At this point, all
    CPU functions appear to operate correctly. No FPGA-specific
    features are required by the i4004 CPU implementation.

    This commit also provides implementations of the 4001 ROM, 4002 RAM,
    and 4003 Shift Register chips, thus allowing a functional MCS-4
    system to be implemented. Some of these modules are dependent on
    features found in the Xilinx Spartan FPGA, such as Block RAM and
    dual-port Distributed RAM, though alternate implementations are
    possible for other FPGAs.

    These modules have been used (along with keyboard and printer emulation
    modules not provided here) to implement a complete Busicom 141-PF calculator
    clone using a Xilinx Spartan 6 FPGA and a custom PCB. All functions
    of the Busicom 141-PF calculator appear to function normally.
Path Last modification Log RSS feed
[FOLDER] mcs-4/ 7  971d 16h rrpollack View Log RSS feed
[NODE][FOLDER] branches/ 1  4449d 22h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4449d 22h root View Log RSS feed
[NODE][FOLDER] trunk/ 7  971d 16h rrpollack View Log RSS feed
[NODE][NODE][FOLDER] bench/ 2  4400d 12h rrpollack View Log RSS feed
[NODE][NODE][FOLDER] doc/ 2  4400d 12h rrpollack View Log RSS feed
[NODE][NODE][FOLDER] pcb/ 3  4394d 18h rrpollack View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 7  971d 16h rrpollack View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 7  971d 16h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] common/ 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] clockgen.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] clockgen_tb.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] counter.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] counter_tb.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] functions.vh 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] timing_generator.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] timing_recovery.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] timing_tb.v 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] i4001/ 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] i4002/ 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] i4003/ 6  1093d 19h rrpollack View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] i4004/ 7  971d 16h rrpollack View Log RSS feed
[NODE][NODE][FOLDER] sw/ 2  4400d 12h rrpollack View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.