OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] - Rev 99

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 99 2011-09-12 09:30:45 GMT
  • Author: rfajardo
  • Log message:
    backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 99  4801d 07h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5525d 07h root View Log RSS feed
[NODE][FOLDER] tags/ 42  4982d 02h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 99  4801d 07h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 99  4801d 07h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 71  4926d 06h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 49  4975d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] prj/ 97  4801d 08h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 88  4807d 00h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 85  4807d 01h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 80  4825d 06h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] syn/ 98  4801d 08h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 83  4819d 07h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.