OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.4/] [rtl/] [vhdl/] [core/] - Rev 104

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 93 2013-07-01 12:12:40 GMT
  • Author: JonasDC
  • Log message:
    Tag for Version 1.4 of The Modular Simulataneous Exponentiation Core. This version adds support for the AXI4-Lite bus interface.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 104  4022d 06h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 68  4190d 11h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 104  4022d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] Release_1.0/ 100  4040d 17h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] Release_1.1/ 80  4177d 05h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] Release_1.3/ 79  4177d 05h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] Release_1.4/ 93  4073d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 92  4073d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 91  4075d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] vhdl/ 91  4075d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] core/ 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] adder_block.vhd 12  4324d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] autorun_cntrl.vhd 39  4304d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] cell_1b.vhd 14  4324d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_adder.vhd 9  4324d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_mux.vhd 9  4324d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] counter_sync.vhd 39  4304d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] d_flip_flop.vhd 4  4324d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] fifo_generic.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] fifo_primitive.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram.vhd 3  4325d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram_asym.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram_gen.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_core.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_pkg.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] mont_ctrl.vhd 39  4304d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] mont_multiplier.vhd 37  4308d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operands_sp.vhd 3  4325d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operand_dp.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operand_mem.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operand_ram.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operand_ram_asym.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] operand_ram_gen.vhd 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] register_1b.vhd 6  4324d 13h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] register_n.vhd 15  4324d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] standard_cell_block.vhd 17  4323d 16h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] std_functions.vhd 59  4201d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] stepping_logic.vhd 19  4322d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] sys_first_cell_logic.vhd 31  4309d 14h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] sys_last_cell_logic.vhd 39  4304d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] sys_pipeline.vhd 37  4308d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] sys_stage.vhd 25  4310d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] x_shift_reg.vhd 21  4317d 16h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] interface/ 91  4075d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ram/ 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 90  4077d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 29  4310d 04h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 72  4190d 09h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] Release_1.5/ 104  4022d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] start_version/ 48  4217d 06h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 103  4022d 06h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.