OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk/] [HW/] [ddr/] [user_design/] [rtl/] - Rev 2

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 2 2013-06-11 07:37:53 GMT
  • Author: ndumitrache
  • Log message:
Path Last modification Log RSS feed
[FOLDER] next186_soc_pc/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][FOLDER] branches/ 1  4014d 04h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4014d 04h root View Log RSS feed
[NODE][FOLDER] trunk/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][FOLDER] HW/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][FOLDER] ddr/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] user_design/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] rtl/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_cal_ctl.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_cal_top.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_controller_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_controller_iobs_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_data_path_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_data_path_iobs_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_data_read_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_data_read_controller_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_data_write_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_dqs_delay.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_fifo_0_wr_en_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_fifo_1_wr_en_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_infrastructure.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_infrastructure_iobs_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_infrastructure_top0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_iobs_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_parameters_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_ram8d_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_rd_gray_cntr.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_s3_dm_iob.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_s3_dqs_iob.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_s3_dq_iob.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_tap_dly.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_top_0.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr_wr_gray_cntr.v 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][FOLDER] ipcore_dir/ 2  4013d 12h ndumitrache View Log RSS feed
[NODE][NODE][NODE][FOLDER] Next186/ 2  4013d 12h ndumitrache View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.