OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 246

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 246 2020-05-23 17:36:40 GMT
  • Author: jshamlet
  • Log message:
    The system timer module now allows for an optional millisecond resolution (settable through a generic). This prescalar enable permits the timer to operate from 1 to 256 mS, which is useful for a variety of tasks, such as serial timeouts and watchdog timers. The enable is not software settable, as this would complicate the register interface and isn't generally useful in an HDL based SOC design.

    The vector interface now has a parallel interface that runs beside the serial interface, and is useful for connecting to DIO cards or other parallel interfaces.
Path Last modification Log RSS feed
[FOLDER] open8_urisc/ 246  1626d 01h jshamlet View Log RSS feed
[NODE][FOLDER] branches/ 4  5718d 16h root View Log RSS feed
[NODE][FOLDER] tags/ 4  5718d 16h root View Log RSS feed
[NODE][FOLDER] trunk/ 246  1626d 01h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] Documents/ 241  1640d 19h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] gnu/ 179  1713d 20h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] Open8 Tools/ 178  1713d 20h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] VHDL/ 246  1626d 01h jshamlet View Log RSS feed
[NODE][NODE][FILE] Sample Projects.zip 240  1642d 23h jshamlet View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  5718d 04h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.