URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Subversion Repositories open8_urisc
[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 203
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 203 2020-04-03 21:39:35 GMT
- Author: jshamlet
- Log message:
- Removed an extra delay FF from the bitclock rising edge signal for the clock slave configuration to better center the rising edge pulse on the receive signal.