URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Subversion Repositories open8_urisc
[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 285
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 285 2021-04-07 17:36:56 GMT
- Author: jshamlet
- Log message:
- Added checksum byte to vector tx/rx to avoid issues with serial line noise glitching the receiver. Also modified the transmitted to take any generic argument, rather than canned arguments.