OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 477

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 477 2011-01-15 05:48:25 GMT
  • Author: julius
  • Log message:
    ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
    Changed cache sizes of both instruction and data cache of reference design to 4kB each.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 477  5062d 20h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5696d 17h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 388  5167d 11h jeremybennett View Log RSS feed
[NODE][FOLDER] trunk/ 477  5062d 20h julius View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.