OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [cpu/] [or32/] - Rev 112

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 112 2010-06-09 18:24:44 GMT
  • Author: jeremybennett
  • Log message:
    Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 112  5125d 17h jeremybennett View Log RSS feed
[NODE][FOLDER] branches/ 1  5540d 02h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 105  5132d 01h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] gdb/ 33  5505d 20h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 105  5132d 01h jeremybennett View Log RSS feed
[NODE][NODE][NODE][FOLDER] or1ksim-0.3.0/ 21  5506d 02h jeremybennett View Log RSS feed
[NODE][NODE][NODE][FOLDER] or1ksim-0.4.0rc1/ 105  5132d 01h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 15  5506d 03h unneback View Log RSS feed
[NODE][FOLDER] trunk/ 112  5125d 17h jeremybennett View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.