OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [cpu/] [or32/] - Rev 123

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 123 2010-06-15 14:41:31 GMT
  • Author: jeremybennett
  • Log message:
    Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 123  5121d 12h jeremybennett View Log RSS feed
[NODE][FOLDER] branches/ 1  5541d 17h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 105  5133d 16h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] gdb/ 33  5507d 12h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 105  5133d 16h jeremybennett View Log RSS feed
[NODE][NODE][NODE][FOLDER] or1ksim-0.3.0/ 21  5507d 17h jeremybennett View Log RSS feed
[NODE][NODE][NODE][FOLDER] or1ksim-0.4.0rc1/ 105  5133d 16h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 15  5507d 18h unneback View Log RSS feed
[NODE][FOLDER] trunk/ 123  5121d 12h jeremybennett View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.